8–13 Jun 2025
America/Winnipeg timezone
Welcome to the 2025 CAP Congress Program website! / Bienvenue au siteweb du programme du Congrès de l'ACP 2025!

Efficacy of Radiation Hardening by Design Techniques on an ASIC 32-bit RISC-V Microcontroller

11 Jun 2025, 17:15
15m
Oral not-in-competition (Graduate Student) / Orale non-compétitive (Étudiant(e) du 2e ou 3e cycle) Symposia Day (DNP - DPN) - Multiple Facets of Nuclear Science (DNP) W3-6 Multiple Facets of Nuclear Science | Les multiples facettes de la science nucléaire (DPN)

Speaker

Christopher Elash (University of Saskatchewan)

Description

A 32-bit RISC-V microcontroller is designed and fabricated at a 22-nm FD SOI node using Radiation Hardening by Design Techniques. The device features 512 KB of on-board memory and can run at a clock speed of ~300 MHz. The device also supports a rich set of interface options. Using both architectural changes as well as more complex standard cell replacements, the device shows strong reliability against SEE induced faults in broad-beam testing. The device is also functional after 100 kRad of testing using high-energy protons. Results from irradiation experiments suggest that the core and peripherals are extremely robust, with SEFIs originating from accumulated memory errors. With proper software design, the device can be SEFI immune up to an LET of 96.30 MeV·cm2/mg.

Keyword-1 Singe Event Upset
Keyword-2 Radiation
Keyword-3 Semiconductor

Author

Christopher Elash (University of Saskatchewan)

Co-authors

Mr Devin Ramaswami (University of Saskatchewan) Mr Dylan Lambert (University of Saskatchewan) Mr Greg Martin (QuickLogic Corp) Mr Jaime Cardenas Chavez (University of Saskatchewan) Mr Jiesi Xing (University of Saskatchewan) Dr Li Chen (University of Saskatchewan) Mr Peiman Pour Momen (University of Saskatchewan) Ms Rita Fung (Cisco) Mr Shi-jie Wen (Cisco) Mr Zongru Li (University of Saskatchewan)

Presentation materials