

Contribution ID: 278 Type: Oral not-in-competition (Graduate Student) / Orale non-compétitive (Étudiant(e) du 2e ou 3e cycle)

# Efficacy of Radiation Hardening by Design Techniques on an ASIC 32-bit RISC-V Microcontroller

Wednesday 11 June 2025 17:15 (15 minutes)

A 32-bit RISC-V microcontroller is designed and fabricated at a 22-nm FD SOI node using Radiation Hardening by Design Techniques. The device features 512 KB of on-board memory and can run at a clock speed of ~300 MHz. The device also supports a rich set of interface options. Using both architectural changes as well as more complex standard cell replacements, the device shows strong reliability against SEE induced faults in broadbeam testing. The device is also functional after 100 kRad of testing using high-energy protons. Results from irradiation experiments suggest that the core and peripherals are extremely robust, with SEFIs originating from accumulated memory errors. With proper software design, the device can be SEFI immune up to an LET of 96.30 MeV·cm2/mg.

## Keyword-1

Singe Event Upset

### Keyword-2

Radiation

### Keyword-3

Semiconductor

#### Author: ELASH, Christopher (University of Saskatchewan)

**Co-authors:** Mr RAMASWAMI, Devin (University of Saskatchewan); Mr LAMBERT, Dylan (University of Saskatchewan); Mr MARTIN, Greg (QuickLogic Corp); Mr CARDENAS CHAVEZ, Jaime (University of Saskatchewan); Mr XING, Jiesi (University of Saskatchewan); Dr CHEN, Li (University of Saskatchewan); Mr POUR MOMEN, Peiman (University of Saskatchewan); Ms FUNG, Rita (Cisco); Mr WEN, Shi-jie (Cisco); Mr LI, Zongru (University of Saskatchewan)

Presenter: ELASH, Christopher (University of Saskatchewan)

**Session Classification:** (DNP) W3-6 Multiple Facets of Nuclear Science | Les multiples facettes de la science nucléaire (DPN)

**Track Classification:** Symposia Day (Wed June 11) / Journée de symposiums (Mercredi 11 juin): Symposia Day (DNP - DPN) - Multiple Facets of Nuclear Science