April 22, 2024 to June 22, 2024
Europe/London timezone

Transistor layout: 250 - 28 nm, FinFETs

May 14, 2024, 4:00 PM
1h

Speaker

Eva Vilella Figueras (University of Liverpool (GB))

Presentation materials