May 5, 2025 to July 5, 2025
Europe/London timezone

Transistor layout: 250 - 28 nm, FinFETs

May 30, 2025, 12:00 PM
1h

Speaker

Eva Vilella Figueras (University of Liverpool (GB))

Presentation materials