5 May 2025 to 5 July 2025
Europe/London timezone

Transistor layout: 250 - 28 nm, FinFETs

30 May 2025, 12:00
1h

Speaker

Eva Vilella Figueras (University of Liverpool (GB))

Presentation materials