

25<sup>th</sup> iWoRiD Lisbon 2024

# First characterisation of Trench Isolated LGADs fabricated at Micron Semiconductor Ltd

**Neil Moffat**<sup>b</sup>, Fasih Zareef <sup>a</sup>, Dima Maneuski<sup>c</sup>, Richard Bates<sup>c</sup>, Agnieszka Oblakowska-Mucha<sup>a</sup>, Tomasz Szumlak<sup>a</sup>, Mark R. J. Williams<sup>d</sup>, Mark Bullough<sup>e</sup>, Oscar Augusto de Aguiar Francisco<sup>f</sup>, Marco Gersabeck<sup>f</sup>, Peter Lomax<sup>g</sup>

<sup>a</sup> AGH University of Krakow, Poland.

<sup>b</sup> Centro Nacional de Microelectrónica (CNM), Barcelona, Spain.

<sup>c</sup> University of Glasgow, Scotland.

<sup>d</sup> The University of Edinburgh, Scotland.

<sup>e</sup> Micron Semiconductor Ltd., Lancing, England.

<sup>f</sup> University of Manchester, England.


<sup>g</sup> Scottish Microelectronics Centre, Edinburgh, Scotland.

[neil.moffat@imb-cnm.csic.es](mailto:neil.moffat@imb-cnm.csic.es)

- Motivation
- Segmentation Techniques
- Fabrication
  - TCAD simulations
  - Run
  - Electrical Measurements
- TCT Measurements
  - Gain
  - Pixel Isolation
  - Inter-pixel distance (IPD)
- Discussion
- Summary & Future Work



The University of Manchester



**AGH**

AGH UNIVERSITY OF KRAKOW



- To develop a fast-timing silicon hybrid pixel detector (sub 100ps) , within the working group **PixelLGAD**, a UK based effort to develop LGAD technology.
- We must understand the LGAD technology, build simulation models and develop a fabrication process in collaboration with Micron Semiconductor.
- Detector should be for HEP experiments with modest radiation levels which require fast timing and good spatial resolution **(i.e. LHCb VeloII Upgrade)**.
- Detector applications include imaging **"soft"** or **"tender"** (< 5 keV) energy x-rays, with focus on the water window (~500 eV).
- The detectors will be applicable to and demonstrated on **synchrotron beamlines** and for **electron microscopy**.
- We do not target a given experiment but aim to push the small pixel LGAD technology and demonstrate this with start-of-the-art small pixel fast timing pixel chips.
- We want to create an imaging detector in collaboration with the **Timepix4** readout ASIC.




Fig 1(a): Standard LGAD




Fig 1(b): Trench-isolated LGAD

## Standard LGADs:



- Segmentation → Junction Termination Extension (JTE), p-stop
- Large “no-gain region”
- IPD ~ 50  $\mu\text{m}$  ([G. Paternoster et. al., 2021](#))
- Low fill-factor ([N.Moffat et al., 2021](#))

## Trench-Isolated LGADs:


- Segmentation → Trenches ( $\text{SiO}_2$  filled)
- 1  $\mu\text{m}$  wide, and a few microns deep
- “no-gain region” is significantly reduced
- Fill-factor is increased
- Enhanced spatial resolution

[G. Paternoster, et. al., 2017](#)


- **Sentaurus TCAD** model used to create two adjacent pixels.
- Trench used to isolate the pixels.
- Trenched etched into silicon and filled with SiO<sub>2</sub>
- **No gap** between trench and implantations



- Isolation determined by the resistance between the adjacent pixels. **Must be high resistance up to oxide charge saturation.**
- Isolation compared to standard isolation methods. i.e. p-spray and p stop.



Trench parameters optimised for highest isolation







Comparison of isolation methods between adjacent pixels: p-spray, p-stop, no-isolation, single-trench, double-trench





Run-3455 produced by Micron Semiconductor Ltd:

- Wafer production based on increasing gain layer doping
- Active thickness = 250 $\mu$ m
- Pad area = 1x1 mm<sup>2</sup>
- Devices:
  - A: 1x1 LGADs with JTE
  - B: 1x1 LGADs with JTE + Trench
  - C: 1x1 PIN (no gain)
  - D: 1x1 LGADs with Trench
  - E: 1x2 Pixels, isolated with Trench
- Medipix Arrays:
  - 55  $\mu$ m pitch
  - 110  $\mu$ m pitch





- Capacitance-Voltage (CV):
  - Gain layer depletion voltage,  $V_{GL} = 25-30\text{ V}$
  - Full depletion  $\sim 120\text{ V}$







- Capacitance-Voltage (CV):
  - Gain layer depletion voltage,  $V_{GL} = 25-30\text{ V}$
  - Full depletion  $\sim 120\text{ V}$




- Current-Voltage (IV):
  - No sign of breakdown up to 1000V
  - Leakage current is in nA's

➤ Devices are working!



## Particulars TCT Setup:

- IR pulsed laser (1064 nm) → 8-10 μm spot
- Broadband amplifier → 35 db
- Laser calibrated to minimum ionizing particles (MIPs)
- xy-stage with sub-μm precision




AGH University of Krakow

- Gain is calculated by:


$$Gain = \frac{Q_{LGAD}}{Q_{PIN}}$$

- Gain of the tested wafer (2<sup>nd</sup> lowest GL doping) is between 2-3.

200um Trench LGAD: Gain as a Function of Voltage for different devices




- One pixel connected to the readout
- Other pixel is only connected to bias voltage




Schematics of measurement setup for pixel isolation



- One pixel connected to the readout
- Other pixel is only connected to bias voltage




Connected to readout




Schematics of measurement setup for pixel isolation




- Laser is shot on **pixel-2**, which is connected to readout.
- Signal is observed for all the devices.




Connected to readout





- Laser is shot on **pixel-1**, which is not connected to readout.
- No Signal is observed for any device.
- Pixels are **isolated!** Trenches are **working!**




Connected to readout



- One pixel connected to the readout
- Other pixel is only connected to bias voltage
- 2-dimensional (x-y) scans also depicts isolation between the pixels



**Pixel-1 Connected to readout**



**Pixel-2 Connected to readout**

- Measuring the “no-gain region” also referred to as inter-pixel distance (IPD).
- 1-dimensional scans along the x-position, and plot charge vs position for both pixels.
- Distance between the two pixels where normalized charge reaches 50% of its value.




Fig: Schematics of IPD calculation












Fig: 1-dimensional scan in the x-direction

- Measuring the “no-gain region” also referred to as inter-pixel distance (IPD).
- 1-dimensional scans along the x-position, and plot charge vs position for both pixels.
- Distance between the two pixels where normalized charge reaches **50%** of its value.
- Fit the s-curve on the charge obtained from each pixel, given by:  $f(x) = c_1 * [1 \pm \operatorname{erf}(\frac{x - c_2}{c_3})] + c_4$
- IPD is given by:

$$IPD = x_{RP(Q=0.5)} - x_{LP(Q=0.5)}$$











These values correspond to the  
**“Effective inter-pixel distance”**

Interpixel distance decreases as voltage increases, as expected




Interpixel distance decreases as voltage increases, as expected





Fill factor is nearly 97%

- There is still some charge collected from the pixel, when the laser is on adjacent pixel.
- Most probably due to the **cross-talk** between the pixels.
- Idea is to look inside the trenches




- A couple of devices from a different part of the wafer were **cleaved** to investigate the trenches.









**Toast:** to the Trench Isolated LGADs



- Trenches are  $\sim 2\mu\text{m}$  wide and  $\sim 7\mu\text{m}$  deep.
- Trench filling with  $\text{SiO}_2$  is **not as expected**
- $\text{SiO}_2$  is **over-etched** during the wafer processing leaving a part of the trench empty.
- Additionally, some **metal debris** is observed in the trenches which could be a reason for the cross-talk.




- Confirmation of some **metal debris** in the trenches which could be a reason for the cross-talk.
- Aluminium peak was observed at position 2 but not in position 1.




**Measurements at SMC, Edinburgh**

n-plus  
Gain layer  
bulk  
p-plus



**Current Device Model**  
(uniform n+ implant)

Gap = Distance between **trench** and **n-plus**



**New Device Model**  
(gap between trench and n-plus is introduced)

- To avoid over-etching of SiO<sub>2</sub>
- Smooth trench filling

- Preliminary results from new run of Trench-Isolated LGADs with low-gain have been presented
  - We are delighted to say that the **pixels are isolated**, but a **little cross-talk** is observed.
- Inter-pixel distance calculations shows values significantly smaller than the standard LGAD segmentation
  - **IPD < 7 $\mu$ m** at voltages above 180V
  - Fill factor is nearly **97%**
- Some issues were observed with the filling of trenches
  - **New run is in progress to avoid cross-talk → better isolation**
- Next step is to characterise wafers with **higher gain**.
- Medipix arrays will be sent for under bump metal (UBM) → **flip chipping to Timepix3 & Timepix4**
- **Irradiation campaign** to study the effects on pixel isolation and IPD.
- Next production on thin **epitaxial wafers (50  $\mu$ m)** for higher fill factor and improved timing resolution.



- This research has received funding from the European Union's Horizon 2020 Research and Innovation programme under Grant Agreement No 101004761.
- This research has received funding from the STFC Opportunities grant under agreement no. ST/T002751/1.
- This research has received funding from the Royal Society
- This research has received support from Polish National Science Center under the agreement no. NCN 2023/49/N/ST2/02314 and UMO-2018/31/B/ST2/03998.

