Siam Physics Congress 2017



Contribution ID: 87

Type: Poster

Reduction of setup time in wafer sort process before integrated circuit packaging

Thursday 25 May 2017 17:45 (15 minutes)

The purpose of this research aims to reduce of setup time in wafer sorting before integrated circuit packaging. To add hardware respectability detection process without prober setup before correlation wafer check process with modification of test program and making up a tool kid. Then, the experimental data was correlated with the respect range. Finally, this setting up was limited that it will be the reference for detection of respectability detection. By our methodology, it will apply to other wafer test hardware and it could clearly reduce wafer sort setup time.

Author: Mr WATTHAKEEHUTTAKUM, Pannawat Co-authors: Dr UGSORNRAT, Kessararat; Dr KLAITABTIM, Don Presenter: Mr WATTHAKEEHUTTAKUM, Pannawat Session Classification: Poster Presentation II

Track Classification: Instrumentation, Metrology and Standards