

A. Segmentation strategy optimization

The first stage global resistance string and the second stage channel resistance string are respectively composed of two kinds of resistors with resistance values of R1 and R2 in series, the area occupied by the resistance array formed by the two is actually proportional to the number of the two kinds of resistors. Therefore, as long as the sum of the number of two resistors in the whole chip is minimized, the overall area optimization can be achieved. In order to reduce the chip area, the number of resistors is modeled mathematically.

According to the Fig. 2, the total number of resistors required for 8-channel 10-bit RFR-DAC is:

$$Z_{total} = 2^{N-M} + 8 \times 2^M$$

then,

$$\frac{\partial Z_{total}}{\partial M} = (2^{M+3} - 2^{N-M}) \times \ln 2$$

and,

$$(2^{M+3} - 2^{N-M}) \times \ln 2 = 0 \Rightarrow M = \frac{N-3}{2}$$

Where N = 10 is the resolution of RFR-DAC, and the optimal value M=3.5. Consider the regulation range of voltage in the 8-channel, we chose M=4.

B. Channel output range optimization

The output voltage VTH1~VTH8 of 8-channels has an obvious size relationship (VTH1<VTH2<VTH3<VTH4<VTH5<VTH6<VTH7<VTH8), the DAC designed in this work should be strictly monotonic. According to this information, the chip area consumption caused by the overlap of output ranges between channels can be reduced, so as to reduce the chip area. In this work, the output range between adjacent channels of RFR-DAC is designed to have a certain overlap margin to meet the expansion requirements of DAC output range.

Ch	Output LSB (V _{LSB1})	Full range (V _{LSB1})	Output voltage (mV) @ V _{REF} =1.25V
1	1 ~ 18	18	19.53125 ~ 350.34180
2	8 ~ 25	18	156.25000 ~ 487.06055
3	15 ~ 32	18	292.96875 ~ 623.77930
4	22 ~ 39	18	429.68750 ~ 760.49805
5	29 ~ 46	18	566.40625 ~ 897.21680
6	36 ~ 53	18	703.12500 ~ 1033.93555
7	43 ~ 60	18	839.84375 ~ 1170.65430
8	50 ~ 63	14	976.56250 ~ 1229.24805

III. EXPERIMENTAL RESULTS

The prototype chip was manufacturing. The post-simulation results of DNL, INL and DVO is illustrated in Fig. 4~6. DNL is

±0.07LSB, INL is ±0.55LSB, DVO is 0~0.8LSB,




Fig.3. Layout of the prototype chip.




Fig.4. Measured DNL versus input code.




Fig.5. Measured INL versus input code.




Fig.6. Measured DVO versus input code.

IV. CONCLUSION

A low-area and high-precision 8-channel 10-bit RFR-DAC was presented in this work. The proposed architecture of the DAC is proved to have great potential for multi-voltage threshold digitizer in PET.

REFERENCES

- [1] Q. Xie, C. M. Kao, Z. Hsiao, and C. T. Chen, "A New Approach for Pulse Processing in Positron Emission Tomography," *IEEE Transactions on Nuclear Science*, vol. 52, no. 4, pp. 988-995, 2005.