# Why Split Boot?





Zynq MPSoC

#### **Processing System**


- 4x ARM Cortex-A53
- 2x ARM Cortex-R5

### Programmable Logic

• FPGA

**Challenge:** 


• Big effort to conventionally **deploy** and **update** a large, distributed system with many Xilinx ZynqMP devices



## What is on our Poster



- · Summary of the default boot process
- The idea behind Split Boot
- Implementation
- · Integration in the development workflow



#### I am looking forward to answer your Questions in the poster session!