

## STCF\_ROC ASIC Design



- Design based on a self-defined interface and data format
- Receives trigger/clock/control from STCF\_GBT, and distributes the clock and some configure information to the front-end
- Receives the data from ALPIDE modules, aggregates and reformats the data, sends to STCF\_GBT

## **STCF\_ROC ASIC**

Use FPGA to simulate MAPS and GBT has all been finished
The joint test of MAPS and STCF ROC ASIC is in progress




FPGA test system of STCF ROC ASIC



CQFP256 28 mm × 28 mm

## STCF ROC ASIC v0



Layout of STCF ROC ASIC

