


Felix Zahn - on behalf of the ATLAS TDAQ Collaboration

ATLAS trigger and data acquisition system (DAQ)




- Large Hadron Collider collides protons at a 40 MHz rate
- the maximum event rate for physics to permanent storage is 3 kHz
- two-level trigger to select events



FELIX operations in ATLAS

Installation and function


- Currently 64 FELIX PCs, 105 FLX-712 cards installed in ATLAS
- FELIX used for readout, control/monitoring and clock & trigger routing for NSW, L1 Calo, LAr, and the Barrel RPC upgrade




Monitoring integrated in ATLAS infrastructure

- operational monitoring [3] with Grafana [4] dashboard
- logs in Error Reporting System [5]
- conditions of PC, FLX-712, and network recorded by computer cluster monitoring

ATLAS DAQ architecture for Run 2



ATLAS DAQ architecture for Run 3



- FELIX**
- PCIe cards hosted by commodity computers
 - only custom component in new architecture
 - data routing, no processing
- SW ROD**
- software in charge of data processing and aggregation, monitoring
 - hosted by commodity computers


ATLAS DAQ in Run 4

Run 4 conditions

- 1 MHz L1 trigger rate (x10 Run 3)
- up to 200 interactions per bunch-crossing (x3 Run 3)
- 4.6 TB/s data throughput (x20-30 Run 3)

FELIX requirements


- taking over readout of all sub-detectors
- ~14000 optical links with bandwidth [2.5 or 25] Gb/s
- Interface to new Data Handler
 - replacement of SW ROD in Run 4
- support for new detector-specific functionality
 - e.g. continuous "trickle" reconfiguration of new tracker



FELIX - the new read-out system for Run 3

FLX-712 FELIX card (~300 boards produced, for ATLAS, ProtoDUNE, ITK, etc.)

- 8 MiniPODs to support up to 48 bidirectional optical links (most commonly: 4 MiniPODs/24 links)
- FPGA Xilinx Kintex UltraScale XCKU115, 16-lane PCIe Gen3
- Interface to Timing, Trigger and Control (TTC) systems
- Flash memory to store firmware




FELIX Firmware

- FULL: 24 links/card, 9.6 Gb/s each in host direction
- GBT: to interface to GBTX
 - GBTX is a radiation-hard ASIC developed at CERN [1]
 - used as on-detector data stream aggregator
 - GBT firmware supports 24 x 4.8 Gb/s bi-directional GBT links
 - Each GBT link carries multiple data streams (e-links) of configurable bandwidth

Mode	Msg size	Rate/link	(e)links/card	Total msg rate/card	Total data rate/card	Use case
FULL	4800 b	100 kHz	12	1.2 MHz	46 Gb/s	LAr calo
GBT	40 b	100 kHz	192	19.2 MHz	7.5 Gb/s	NSW

FELIX software

- interrupt-driven event-loop architecture / asynchronous non-blocking operations
- remote direct memory access (RDMA) technology for low overhead transfers
- custom network library built on top of libfabric [2]



FLX-712 events:
1. data available
2. busy state





Network events:
1. Send completed
2. Data received
3. Buffer available for sending



System events:
1. Timer events (timerfd)
2. Signals (eventfd)
3. Any file descriptor event

- server publishes links/e-links, clients subscribe
- two data transfer approaches:




FELIX upgrades


- **Hardware:** new FPGAs, PCIe Gen 4+, new optical transceivers, increased max. link bandwidth (10 → 25 Gbps), new timing/trigger interface
- **Firmware:** to support: additional data encoding types, higher link and PCIe interface speed, more buffers in computer memory
- **Software:** Same architecture as in Run 3 but more buffers and more software instances allow decoupling of different data types or traffic flows

Performance from Run 3 to Run 4

GBT-Mode Full-Chain, mean chunk size 40B
Message rate per channel at client [kHz]



2 x 100G connections



- Theoretically with x4 buffers (150 → 600 kHz & 120 → 480 kHz trigger rate)
- 1 MHz already reachable e.g. 24 FULL links with 192 byte messages
- Ongoing tests with newer PCs successfully satisfy Run 4 throughput requirements.