24th IEEE Real Time Conference - ICISE, Quy Nhon, Vietnam



Contribution ID: 57

Type: Poster presentation

Prototype Design of Data Converter Module for LLRF Applications

Thursday 25 April 2024 12:35 (20 minutes)

In modern accelerator applications, stringent requirements are placed on the noise performance of digital converters. The noise from the digital converter will become part of the field noise seen by the beam, thus necessitating a low-noise, low-crosstalk digitizer. In response to this demand, this paper presents the design of a digital converter circuit board with 8 ADC channels and 2 DAC channels, which has been subjected to testing. The test results indicate that the circuit board possesses low noise and low crosstalk characteristics, rendering it suitable for reading accelerator signals.

Minioral

No

IEEE Member

No

Are you a student?

Yes

Author: Mr PAN, Qiutong (Tsinghua University)

Co-authors: YANG, Haoyan (Tsinghua University); JIANG, Lin (Tsinghua University); XUE, Tao (Tsinghua University)

Presenter: Mr PAN, Qiutong (Tsinghua University)

Session Classification: Poster B

Track Classification: Front-End Electronics, Fast Digitizers, Fast Transfer Links & Networks