A 4×6.25-Gbps Serial Link Transmitter Core in 0.18-µm CMOS for high-speed front-end ASICs



With the increasing luminosity and the trend of digitization forward more data bandwidth will be needed in front-end ASICs



High data bandwidth, Low jitter, Low power consumption

Differential delay cell based 3-stage VCO

3-bit band select to reduce K_{VCO}

3-bit adjustable FFE for various channel loss

4 types of latch/flip-flops are used according to the operating frequency of each stage

#69 "A 4×6.25-Gbps Serial Link Transmitter Core in 0.18-µm CMOS for high-speed front-end ASICs" Author: **Jiacheng Guo**, Jiajun Qin, Lei Zhao, Xinyu Bin

Transmitter Core Performance



A prototype ASIC with embedded PRBS-7 generator has been fabricated and tested.



The transmitter core operates correctly from 3.5 ~ 6.75 Gbps.



No bit error after 24-hour transmission (about 5.4×10^{14} bit) between ASIC and GTP of AC701.

#69 "A 4×6.25-Gbps Serial Link Transmitter Core in 0.18-μm CMOS for high-speed front-end ASICs" Author: **Jiacheng Guo**, Jiajun Qin, Lei Zhao, Xinyu Bin