




A. Abba
F. Caponio
V. Arosio
C. Tintori
L. Colombini
D. Bianchi
M. Petruzzo
Y. Venturini
A. Cusimano
L. Ferrentino
M. Venaruzzo

designed for CAEN digital acquisition systems



CFV-HNA438 B1EA1

DU DANT

1000

1000



XGET XGET

CFV-HNA438 B1

SIS Green

SIS Green

ELMA

Fault Input OK

Fault Input OK


MELCHER

The Power Systems

011 36


AV BOX

Replace modular Electronics with FPGA





Developing in VHDL/Verilog is hard and time consuming.

```
18 architecture Counter_Arch of AAC2M2P1 is begin
19
20   count_proc : process(CP,SR,PE,CEP,CET) begin
21
22     if (SR='0') then Q <= "0000";
23
24     elsif rising_edge(CP) then
25
26       if PE = '0' then Q <= P; --Load
27
28       elsif CET = '1' and CEP = '1' then Q <= Q+1; -- count
29
30     end if;
31
32     if CET = '1' and Q = "1111" then TC <= '1'; -- Terminal count
33
34     else TC <= '0';
35
36   end if;
37
38   end if;
39
40   end process count_proc;
41
```




VHDL or Verilog programming skills


CAEN Solution: OpenFPGA digitizers + SciCompiler firmware generator



Sci-Compiler generates firmware







Limited parallelism
High delay (ms)



DAQ


Other VPL (like Labview) generate code for CPU running inside DAQ computer




Full parallelism
Low delay (ns)

Generate FPGA firmware that «runs» directly inside the DAQ


SciCompiler: ip integrator software



IP – Virtual Instruments



USER DESIGN



BUILDER ENGINE


```

18 architecture Counter_Arch of AAC2M2P1 is begin
19
20   count_proc : process(CP,SR,PE,CEP,CET) begin
21
22     if (SR='0') then Q <= "0000";
23
24     elsif rising_edge(CP) then
25
26       if PE = '0' then Q <= P; --Load
27
28       elsif CET = '1' and CEP = '1' then Q <= Q+1; -- count
29
30       end if;
31
32       if CET = '1' and Q = "1111" then TC <= '1'; -- Terminal count
33
34       else TC <= '0';
35
36       end if;
37
38     end if;
39
40   end process count_proc;
  
```


```

0001 0001 0000 0011 0000 0101 0101 0110 0111
1000 0000 0000 0011 0000 0101 0101 0101 0101
0110 0111 1000 0001 0001 0000 0011 0100 0100
0101 0110 0111 0000 0000 0000 0000 0100 0101
0110 0111 1000 0000 0000 0011 0000 0101 0101
0101 0101 0110 0111 0000 0000 0000 0011 0100
0100 0101 0000 0111 0000 0000 0000 0011 0000
0000 0000 0000 0000 0001 0001 0001 0010 0011
0011 0100 0101 0110 0111 1000 0001 0001 0100
0011 0100 0101 0110 0111 0000 0000 0000 0011
0011 0011 0100 0101 0110 0111 0000 0000 0000
0011 0000 0101 0101 0101 0101 0110 0111 1000
0000 0000 0011 0011 0000 0000 0101 0101 0101
0110 0111 0000 0000 0000 0000 0000 0011 0101
0101 0101 0110 0110 0110 0110 0110 0110 0110
0000 0110 0111 0111
  
```







Examples of what you can do with Sci-Compiler



PHA with trapezoidal filter, charge integration, peak detector, or user custom algorithm




Convert any complex trigger logic into a single board, diagram based design




Realtime calculation of PSD using several algorithms operating on both exponential shape (for scintillators) or rise time (for He3)


Examples of what you can do with Sci-Compiler



Reconstruction of interaction point
in position sense detector




Realtime calculation of FFT
with no deadtime (can be
used to implement trigger)




Time of flight spectroscopy, high
resolution multichannel TDC


Examples of what you can do with Sci-Compiler



Implementation of any custom filter, digital conversion of analog filter, advanced fixed and floating point math






Analog signal generation with DDS, Cordic or LUT based



Realtime calculation of signal statistical parameter



(ESS) LOKI, BIFROST, MIRACLES, CSPEC, VESPA more than 10K channels



Real time processing from 5000 channels to readout straw tubes for LOKI experiment @ ESS.
ESS BIFROST, MIRACLES and VESPA, CSPEC are using R5560 and SciCompiler for readout

Daide Raspino - ISIS





(ESS) LOKI, BIFROST, MIRACLES, CSPEC, VESPA more than 10K channels



(UNIMIB) Fiber Hodoscope CHNET MAXI






- 32X + 32Y scintillating fiber
- Readout using DT5560 digitizer, with PHA and coincidence trigger
- Real time image reconstruction using SciSDK and Python
- Will be installed and test on CRONOS ISIS detector in May 2024

Massimiliano Clemenza - UNIMIB



(POLIMI) Ardesia 16 channels SDD read-out

- SDD matrix 4x4 detector
- Front end: 4 channel Cube ASIC designed at PoliMI
- Achieving high throughput with minimal dead time
- Good energy resolution.




Evaluation of the Maximum Throughput of ARDESIA-16 with Different Digital Pulse Processors – B. Pedretti




POLITECNICO
MILANO 1863



(NIKHEF) Sub-ns Time of flight measurement with DCFD



Sub-ns time of flight of correlated gamma measurement using DT5550, PMTs and a custom firmware developed using SciCompiler




Nikhef



Auke Colijn - Nikhef

(IRSN) Position sense He3 tube

Real time calculation of neutron interaction point using He3 tubes. 32 channels realtime center of mass and energy spectrum calculation.





picture from IRSN






(ISIS) Realtime PSD on GS20 scintillator and Nanoparticles detectors


- DAQ 121, 1 GSPS 14 bit Advanced DSP
- Innovative Neutron detectors test beam with good gamma/neutron separation
- Realtime PSD SciCompiler Firmware



(CNR) IFOX Sensor – Italian Fast Oxygen Sensor




Marchio registrato numero
302022000044975
gabriele.croci@unimib.it or
marco.tardocchi@istp.cnr.it




Set up of the preclinical study by using the iFOX sensor (A), the Mechanical Ventilator Milano (MVM) (B) and the lung simulator ASL 5000 (C).








Counter (Rising Edge)




The block implements a counter which counts the input pulses occurring during a certain period of time, synchronously with a clock rising edge. The input pulse in can be counted if at the rising edge of the input clock signal CLK the input signal enabling the measurement, GATE, is set to HIGH. The output signal Counts represents the number of counted input pulses. When this value is higher than the greatest number that can be expressed with 32 bit the Overflow output generates a HIGH pulse. The Reset input can be used by the user to set Counts to 0.






Counter (Rising Edge)

Components >> Timer/Counters >>



The block implements a counter which counts the input pulses occurring during a certain period of time, synchronously with a clock rising edge. The input pulse in can be counted if at the rising edge of the input clock signal CLK the input signal enabling the measurement, GATE, is set to HIGH. The output signal Counts represents the number of counted input pulses. When this value is higher than the greatest number that can be expressed with 32 bit the Overflow output generates a HIGH pulse. The Reset input can be used by the user to set Counts to 0.






Counter (Rising Edge)


Components >> Timer/Counters >>

V2495 DT5559

The block implements a counter which counts the input pulses occurring during a certain period of time, synchronously with a clock rising edge. The input pulse In can be counted if at the rising edge of the input clock signal CLK the input signal enabling the measurement, GATE, is set to HIGH. The output signal Counts represents the number of counted input pulses. When this value is higher than the greatest number that can be expressed with 32 bit the Overflow output generates a HIGH pulse. The Reset input can be used by the user to set Counts to 0.



Implementation of PHA



Open-FPGA Board architecture

Primary function of a firmware:




Control the board acquisition process




Processing data



Transfer data to and from readout PC/Server




Data readout




Data readout




SCI-COMPILER



Generate Firmware




RESOURCE EXPLORER



Visual Firmware Debug



SCI-SDK



Data Readout

Data readout – Resource explorer and SDK

Available Resource

- Registers
 - Counter0
 - Counter1
 - Counter2
 - Counter3
 - Counter4
 - Counter5
 - Counter6
 - Counter7
 - Counter8
 - Counter9
 - Counter10
 - Counter11
 - Counter12
 - Counter13
 - Counter14
 - Counter15
 - PAT0
 - PAT1
 - MATCHCNTR
 - RESET
- List Module
 - Logic Analyzer
 - LogicAnalyzer_0
 - LogicAnalyzer_1
 - Oscilloscope






Table 0




Manual

Get All Set All

Name	Description	Address	Format	Value Write	Value Read
Threshold		10000	Decimal	20000	Set Get
TriggerCounts		10001	Decimal		Set 1619110 Get
TimeOverThreshold		10002	Decimal		Set 228 Get

Web Interface available on all new instruments

- MMCComponents
 - Oscilloscope_0
 - RateMeter_0
 - Spectrum_0
- Registers



Panel 3 x

	Path	Name	Value Get	Value Set	Format
^ v	/Registers/TH	TH	8300	-	Int
^ v	/Registers/PRE	PRE	100	-	Int
^ v	/Registers/INT	INT	1000	-	Int
^ v	/Registers/PILEUP	PILEUP	1000	-	Int
^ v	/Registers/GAIN	GAIN	400	-	Int
^ v	/Registers/OFF	OFF	0	-	Int
^ v	/Registers/INHIBIT	INHIBIT	1000	-	Int
^ v	/Registers/DELTA	DELTA	10	-	Int
^ v	/Registers/BL_HOLD	BL_HOLD	1000	-	Int
^ v	/Registers/BL_LEN	BL_LEN	9	-	Int

Data readout – Resource explorer and SDK

Available open source on GitHub



<https://github.com/NuclearInstruments/SCISDK>



SCI-SDK

Works on: Windows, Linux
Compatible with Raspberry PI



Available on: PIP, NPM, and APT (for Ubuntu)
and ANT (java)

Works inside Jupyter Lab, pre installed on new
instruments

Documentation and examples available here:
<https://nuclearinstruments.github.io/SCISDK/>

```
13 int main()
14 {
15     SCISDK_OSCILLOSCOPE *osc_data;
16
17     sdk.AddNewDevice("usb:0006", "dt1
18     sdk.StrobeRegister("Registers/res
19
20     sdk.SetParameter("Oscilloscope_0/
21     sdk.SetParameter("Oscilloscope_0/trigg
22     sdk.SetParameter("Oscilloscope_0/acq_m
23     sdk.SetParameter("Oscilloscope_0/data_p
24
25     sdk.ExecuteCommand("Oscilloscope_0", "start");
26
27     sdk.AllocateBuffer("Oscilloscope_0", "decoded_buffer", (void **) &osc_data);
28
29     for (int i = 0; i < 10; i++) {
30         sdk.ReadData("Oscilloscope_0", osc_data);
31         dump_to_file(osc_data);
32     }
33
34     return 0;
```




LabVIEW



VB.NET



ROOT
Data Analysis Framework



Data readout – Resource explorer and SDK



```
1 from scisdk.scisdsk import SciSDK
2
3 sdk = SciSDK()
4
5 # Add the DT1260 device to the sdk
6 res = sdk.AddNewDevice("192.168.102.220:8888", "DT5568", "RegisterFile.json", "board0")
7
8 res,
```

The screenshot shows the Visual Studio Code interface with a Python file named FIT_PyQtgraph.py. The code defines a SciSDK object and adds a DT1260 device. The terminal at the bottom shows the command prompt.




Just enter in your terminal to start using SciSDK

pip install scisdsk




LabVIEW


Heirarchical design




Heirarchical design




PEAK_FINDER





Multi-channel design



Multi-channel design




x4




Integrated simulation

- Save your time → Compile can require hours, simulation few seconds
- Simpler debug → You can inspect any net and signal
- Better test coverage → You can insert critical signal to check how firmware perform



Integrated simulation




Generate analog signal to replace ADC data stream

The screenshot shows the 'Simulation Input' window with the 'Registers' and 'simulation Commands' list on the left and a script on the right. The 'Registers' list includes 'thrs'. The 'simulation Commands' list includes 'InitRegister', 'SetRegister', 'GetRegister', 'wait_ns', 'wait_us', 'wait_ms', 'wait_rising_edge_clk', 'wait_clk', and 'wait_falling_edge_clk'. The script on the right is as follows:


```
1 InitRegister("thrs",100)
2 wait_us(30)
3 SetRegister("thrs",30)
4 wait_us(10)
5 SetRegister("thrs",300)
6 wait_us(10)
7 SetRegister("thrs",600)
8 wait_us(10)
9 SetRegister("thrs",900)
10
```

Write script to simulate Register RW


Integrated simulation




Remote Compile Service based on MyCAEN Cloud



Design entry with SciCompiler



Upload project on the cloud




Remote Compile on MyCaen




Remote Compile Service based on MyCAEN Cloud




Download the firmware compiled



Install the firmware on the device







Ultra FAST 5 GSPS Digitizer and Realtime Processor

“VERSION A”

Analog Input:

- 2 x 5 Gsps, 14 bit
- 8 x 2.5 Gsps, 14 bit

Analog Output:

- 8 x 10 Gsps, 14bit

“VERSION B”

Analog Input:

- 8 x 5 Gsps, 14 bit


Analog Output:

- 8 x 10 Gsps, 14bit

- Programmable oscilloscope-like analog front-end
- Fully supported by Sci-Compiler
- Integrated solid-state disk for long time (up to hours) acquisition
- Ethernet and USB3 connectivity (optical optional)

UPCOMING SYSTEM: DIGITAL CHARGE INTEGRATION @ 5GHz


PRELIMINARY





UPCOMING SYSTEM: TRAPEZOIDAL PHA @ 5GHz

PRELIMINARY

Parallelized version of Trapezoidal Filter available in Sci-Compiler for new ultra-high-speed digitizer



Diamond detector + Custom InGAs Amplifier + Xilinx RFSoc



Implementation of multi-GHz digital shaper for high-rate nuclear spectroscopy – A. Abba