





Simplified Firmware Development for Open FPGA Platforms  
in DAQ Systems using Sci-Compiler




A. Abba  
F. Caponio  
V. Arosio  
C. Tintori  
L. Colombini  
D. Bianchi  
M. Petruzzo  
Y. Venturini  
A. Cusimano  
L. Ferrentino  
M. Venaruzzo

designed for CAEN digital acquisition systems






# Replace modular Electronics with FPGA



# Developing in VHDL/Verilog is hard and time consuming.



```
18 architecture Counter_Arch of AAC2M2P1 is begin
19
20     count_proc : process(CP,SR,PE,CEP,CET) begin
21
22         if (SR='0') then Q <= "0000";
23
24         elsif rising_edge(CP) then
25
26             if PE = '0' then Q <= P; --Load
27
28             elsif CET = '1' and CEP = '1' then Q <= Q+1; -- count
29
30             end if;
31
32             if CET = '1' and Q = "1111" then TC <= '1'; -- Terminal count
33
34             else TC <= '0';
35
36             end if;
37
38         end if;
39
40     end process count_proc;
```




VHDL or Verilog programming skills




# CAEN Solution: OpenFPGA digitizers + SciCompiler firmware generator





# Sci-Compiler generates firmware




Limited parallelism  
High delay (ms)



Other VPL (like Labview) generate code for CPU running inside DAQ computer






Full parallelism  
Low delay (ns)




Generate FPGA firmware that «runs» directly inside the DAQ

# SciCompiler: ip integrator software







# Examples of what you can do with Sci-Compiler



PHA with trapezoidal filter,  
charge integration, peak detector,  
or user custom algorithm




Convert any complex trigger  
logic into a single board,  
diagram based design



Realtime calculation of PSD using  
several algorithms operating on  
both exponential shape (for  
scintillators) or rise time (for He3)

# Examples of what you can do with Sci-Compiler




Reconstruction of interaction point  
in position sense detector


Realtime calculation of FFT  
with no deadtime (can be  
used to implement trigger)

Time of flight spectroscopy, high  
resolution multichannel TDC


# Examples of what you can do with Sci-Compiler



Implementation of any custom filter, digital conversion of analog filter, advanced fixed and floating point math





Analog signal generation with DDS, Cordic or LUT based



Realtime calculation of signal statistical parameter




# (ESS) LOKI, BIFROST, MIRACLES, CSPEC, VESPA more than 10K channels



Real time processing from 5000 channels to readout straw tubes for LOKI experiment @ ESS.  
ESS BIFROST, MIRACLES and VESPA, CSPEC are using R5560 and SciCompiler for readout

Davide Raspino - ISIS




# (ESS) LOKI, BIFROST, MIRACLES, CSPEC, VESPA more than 10K channels



# (UNIMIB) Fiber Hodoscope CHNET MAXI





- 32X + 32Y scintillating fiber
- Readout using DT5560 digitizer, with PHA and coincidence trigger
- Real time image reconstruction using SciSDK and Python
- Will be installed and test on CRONOS ISIS detector in May 2024

Massimiliano Clemenza - UNIMIB



# (POLIMI) Ardesia 16 channels SDD read-out

- SDD matrix 4x4 detector
- Front end: 4 channel Cube ASIC designed at PoliMI
- Achieving high throughput with minimal dead time
- Good energy resolution.




Evaluation of the Maximum Throughput of ARDESIA-16 with Different Digital Pulse Processors – B. Pedretti




POLITECNICO  
MILANO 1863



# (NIKHEF) Sub-ns Time of flight measurement with DCFD



Sub-ns time of flight of correlated gamma measurement using DT5550, PMTs and a custom firmware developed using SciCompiler




Nikhef


Auke Colijn - Nikhef

# (IRSN) Position sense He3 tube

Real time calculation of neutron interaction point using He3 tubes. 32 channels realtime center of mass and energy spectrum calculation.




picture from IRSN







**IRSN**  
INSTITUT DE RADIOPROTECTION  
ET DE SÛRETÉ NUCLÉAIRE

# (ISIS) Realtime PSD on GS20 scintillator and Nanoparticles detectors

- DAQ 121, 1 GSPS 14 bit Advanced DSP
- Innovative Neutron detectors test beam with good gamma/neutron separation
- Realtime PSD SciCompiler Firmware




# (CNR) iFOX Sensor – Italian Fast Oxygen Sensor





Set up of the preclinical study by using the iFOX sensor (A), the Mechanical Ventilator Milano (MVM) (B) and the lung simulator ASL 5000 (C).

UNIVERSITÀ DEGLI STUDI DI MILANO  
**BICOCCA**


**ISTP**  
ISTITUTO  
PER LA SCIENZA  
E TECNOLOGIA  
DEI PLASMI  
Consiglio Nazionale delle Ricerche







# Implementation of PHA



# Open-FPGA Board architecture

Primary function of a firmware:




Control the board acquisition process




Processing data



Transfer data to and from readout  
PC/Server



# Data readout



# Data readout


---



***SCI-COMPILER***



Generate Firmware



***RESOURCE EXPLORER***



Visual Firmware Debug




***SCI-SDK***




Data Readout

# Data readout – Resource explorer and SDK



# Web Interface available on all new instruments



# Data readout – Resource explorer and SDK



**SCI-SDK**

Available open source on GitHub



<https://github.com/NuclearInstruments/SCISDK>

Works on: Windows, Linux  
Compatible with Raspberry Pi



Available on: PIP, NPM, and APT (for Ubuntu)  
and ANT (java)

Works inside Jupyter Lab, pre installed on new instruments


Documentation and examples available here:  
<https://nuclearinstruments.github.io/SCISDK/>



```
13 int main()
14 {
15     SCISDK_OSCILLOSCOPE *osc_data;
16
17     sdk.AddNewDevice("usb:0006", "dt1");
18     sdk.StrobeRegister("Registers/res");
19
20     sdk.SetParameter("Oscilloscope_0/trigger");
21     sdk.SetParameter("Oscilloscope_0/triggen");
22     sdk.SetParameter("Oscilloscope_0/acq_m");
23     sdk.SetParameter("Oscilloscope_0/data_processing");
24
25     sdk.ExecuteCommand("Oscilloscope_0", "start");
26
27     sdk.AllocateBuffer("Oscilloscope_0", "decoded_buffer", (void **) &osc_data);
28
29     for (int i = 0; i < 10; i++) {
30         sdk.ReadData("Oscilloscope_0", osc_data);
31         dump_to_file(osc_data);
32     }
33
34     return 0;
}
```



# Data readout – Resource explorer and SDK



A screenshot of the Visual Studio Code interface. The left sidebar shows an 'OPEN EDITORS' list with 'Spectrum\_PyOgraphy', 'Extension Typerwriter', 'from scisdk.scisdk import SciSDK', and 'FIT\_PyOgraphy'. Below it, under 'PYTHON', are 'FIT\_PyOgraphy', 'Registerfile.json', 'Spectrum\_PyOgraphy', and 'Spectrum.py'. The main editor window contains Python code:


```
from scisdk.scisdk import SciSDK
sdk = SciSDK()
# Add the DT1260 device to the sdk
res = sdk.AddNewDevice("192.168.102.220:8888", "DT1260", "RegisterFile.json", "board0")
res,
```

The bottom status bar shows the path 'E:\GIT\SciCompiler\SciCompiler3\scisdk\examples\application-notes\translator-reset-demo\software\py' and the Python 3.8.5 32-bit environment.



Just enter in your terminal to start using SciSDK


*pip install scisdk*





LabVIEW




# Heirarchical design




# Heirarchical design



# Multi-channel design




# Multi-channel design




# Integrated simulation

- Save your time → Compile can require hours, simulation few seconds
- Simpler debug → You can inspect any net and signal
- Better test coverage → You can insert critical signal to check how firmware perform




# Integrated simulation




Generate analog signal to replace ADC data stream

Write script to simulate  
Register RW


# Integrated simulation



# Remote Compile Service based on MyCAEN Cloud







Design entry with SciCompiler



Upload project on the cloud




Remote Compile on MyCaen





# Remote Compile Service based on MyCAEN Cloud



Download the firmware compiled




Install the firmware on the device





# UPCOMING SYSTEM: WaveJET 5GSPS, 8 channels digitizer

PRELIMINARY



Ultra FAST 5 GSPS Digitizer and Realtime Processor

“VERSION A”

Analog Input:

- 2 x 5 Gps, 14 bit
- 8 x 2.5 Gps, 14 bit

Analog Output:

- 8 x 10 Gps, 14bit

“VERSION B”

Analog Input:


- 8 x 5 Gps, 14 bit

Analog Output:

- 8 x 10 Gps, 14bit

- Programmable oscilloscope-like analog front-end
- Fully supported by Sci-Compiler
- Integrated solid-state disk for long time (up to hours) acquisition
- Ethernet and USB3 connectivity (optical optional)


# UPCOMING SYSTEM: DIGITAL CHARGE INTEGRATION @ 5GHz PRELIMINARY





# UPCOMING SYSTEM: TRAPEZOIDAL PHA @ 5GHz

PRELIMINARY

Parallelized version of Trapezoidal Filter available in Sci-Compiler for new ultra-high-speed digitizer



Diamond detector + Custom InGAs Amplifier + Xilinx RFSoC



Implementation of multi-GHz digital shaper for high-rate nuclear spectroscopy – A. Abba