



Contribution ID: 266

Type: **Poster presentation**

## A Low-power VCSEL Driving Structure Implemented in a 4 x 14-Gbps VCSEL Array Driver

*Tuesday 13 October 2020 16:43 (1 minute)*

We present design and test results of a four-channel 4 x 14-Gbps VCSEL array driver ASIC with a novel output structure fabricated in 65 nm CMOS technology. The driver die features a size of  $2000 \mu\text{m} \times 1230 \mu\text{m}$  with four independent channels. Each channel receives 200 mVp-p differential CML signals and outputs a 2 mA bias current and a 5 mA modulation current at 14 Gbps/ch.

The analog core of each channel consists of the limiting amplifier (LA) and the output driver. The LA design includes a 3-bit RC degeneration equalizer and a four-stage pre-driver with the shared inductor structure. The innovative output driver adopts a PMOS current mirror as the load of the differential MOS at the output stage without the bandwidth degradation. The modulated current of the internal branch now can also contribute to the output branch. Thus the output modulation current can be  $-I_{\text{mod}} \sim I_{\text{mod}}$  instead  $0 \sim I_{\text{mod}}$  in the conventional design. The modulation efficiency is effectively improved at the output driver stage from the structure level.

The driver ASIC has been taped out and tested after integrated with a 4 channel VCSEL Array. Widely-open 14 Gbps optical eyes have been captured, and  $\text{BER} < 10\text{E}-12$  has been achieved in the full channel optical test.

**Minioral**

**IEEE Member**

**Are you a student?**

**Authors:** GUO, Di (Central China Normal University); Dr SUN, Quan (Southern Methodist University); GONG, Datao (Southern Methodist University); YE, Jingbo (Southern Methodist University, Department of Physics); LIU, Tiankuan (Southern Methodist University (US)); HOU, Suen (Academia Sinica (TW))

**Presenter:** GUO, Di (Central China Normal University)

**Session Classification:** Poster session B-01