22nd Virtual IEEE Real Time Conference



Contribution ID: 237

Type: Mini Oral and Poster

System Design and Prototyping for the CMS Level-1 Trigger at the High-Luminosity LHC

Tuesday 13 October 2020 16:06 (1 minute)

For the High-Luminosity LHC era, the trigger and data acquisition system of the Compact Muon Solenoid experiment will be entirely replaced. Novel design choices have been explored, including ATCA prototyping platforms with SoC controllers and newly available interconnect technologies with serial optical links with data rates up to 28 Gb/s. Trigger data analysis will be performed through sophisticated algorithms, including widespread use of Machine Learning, in large FPGAs, such as the Xilinx UltraScale family. The system will process over 50 Tb/s of detector data with an event rate of 750 kHz. The system design and prototyping will be described and examples of trigger algorithms reviewed.

Minioral

Yes

IEEE Member

No

Are you a student?

No

Author: TAPPER, Alex (Imperial College London)

Presenter: TAPPER, Alex (Imperial College London)

Session Classification: Poster session B-01

Track Classification: Trigger Systems