



# A 20 Gbps Data Transmitting ASIC with PAM4 for Particle Physics Experiments

Li Zhang<sup>1,2</sup>, Datao Gong<sup>1</sup>, Suen Hou<sup>3</sup>, Guanming Huang<sup>2</sup>, Xing Huang<sup>1,2</sup>, Chonghan Liu<sup>1</sup>, Tiankuan Liu<sup>1</sup>, Hanhan Sun<sup>1,2</sup>,  
Quan Sun<sup>4</sup>, Xiangming Sun<sup>2</sup>, Wei Zhang<sup>1,2</sup>, and Jingbo Ye<sup>1</sup>



Real Time Conference 2020

<sup>1</sup>Southern Methodist University, <sup>2</sup>Central China Normal University, <sup>3</sup>Academia Sinica, <sup>4</sup>Feimi National Accelerator Laboratory

## Abstract

We present the design principle and test results of a data transmitting ASIC, GBS20, for particle physics experiments. The goal of GBS20 will be an ASIC that employs two serializers each from the 10.24 Gbps IpGBT SerDes, sharing the PLL also from IpGBT. A PAM4 encoder plus a VCSEL driver will be implemented in the same die to use the same clock system, eliminating the need of CDRs in the PAM4 encoder. This way the transmitter module, GBT20, developed using the GBS20 ASIC, will have the exact IpGBT data interface and transmission protocol, with an output up to 20.48 Gbps over one fiber. With PAM4 embedded FPGAs at the receiving end, GBT20 will halve the fibers needed in a system and better use the input bandwidth of the FPGA.

A prototype, GBS20v0 is fabricated using a commercial 65 nm CMOS technology. GBS20v0 is tested barely up to 20.48 Gbps. With lessons learned from this prototype, we are designing the second prototype, GBS20v1, that will have 16 user data input channels each at 1.28 Gbps. We present the design concept of the GBS20 ASIC and the GBT20 module, the preliminary test results, and the design of GBS20v1 which will be not only a test chip but also a user chip with 16 input data channels.

## Introduction

In particle physics experiments, especially those on the Large Hadron Collider (LHC), high-speed data transmission still faces many challenges. The state-of-the-art in detector data transmission is the IpGBT [1] SerDes ASIC and the VTRx+ [2] optical transceiver working up to 10.24 Gbps per fiber. And at the given the size of the experiments, VL+ uses 150 m as the default length for the selected fibers, and the data rate of 10 Gbps is near the maximum on present transmission distance.

The idea of GBS20 grows from the success in LOCx2 in which two serializers share one PLL. GBS20 output goes directly to a VCSEL, making it possible to build the optical transmitter mezzanine with the serializer ASIC. This module, called GBT20. With all these improvements, the GBS20 ASIC and the GBT20 module are aimed to double the bandwidth in data transmission, which will reduce cost of existing designs not only in fiber counts, but also the off-detector board counts, crates, and even to simplify the on-detector PCB designs by concentrating the high-speed signals in a pluggable mezzanine.




Figure 1. The block diagram of GBS20v0.




Figure 2. GBS20v0 chip layout.




Figure 3. The block diagram of GBS20v1.




Figure 4. 3D model of GBT20, the transmitter mezzanine card, bottom of this card is p-BGA.

## GBS20v0 Test Results

GBS20v0 is fabricated in a 65 nm commercial CMOS technology and tested up to 20 Gbps. The measured PAM4 electric output is shown in Fig. 5 and Fig. 6. The power supply is chosen to be 1.2 V and this is found to limit the dynamic range of the PAM4 driver. When we set a fixed 2:1 ratio of the MSB and LSB inputs to the encoder, we observe significant nonlinearity in the MSB amplitude, which is partially due to a mistake in the layout. The CTLE technique further cuts into the dynamic range of the MSB amplifier. Because of these design issues, plus a few other mistakes in the layout that contribute to power noise, we decide not to continue the test with a VCSEL. Instead we move on to the next ASIC prototype design work.




Figure 5. The PAM4 electric output from GBS20v0 at 16G.




Figure 6. The PAM4 electric output from GBS20v0 at 20.48G.

A programmable source load is added to remove the potential overshoot due to the peaking, as shown in Figure 7 (a). These design changes allow for an increase of the maximum output current from 10 mA to 18 mA with better simulated eye diagram, as shown in Figure 7 (b). We plan to submit this prototype in November 2020.





Figure 7. (a) The PAM4 encoder in GBS20v1, with the programmable source load; (b) Simulated eye from GBS20v0 at 10 mA and GBS20v1 at 18 mA. With properly adjust the load to match the transmission line, the ring is removed



## Conclusions

We present the new concepts employed in the R&D of the GBS20 ASIC and the GBT20 transmitter mezzanine with a goal to reach 20.48 Gbps per fiber using PAM4 for detector data transmission in particle physics experiments. Test results from the first prototype indicate a speed barely at 20.48 Gbps and revealed several design faults that are to be corrected in the second prototype. Taken the lessons from GBS20v0, we are working on the next prototype GBS20v1, with an aim to submit in November 2020. This R&D using a 65 nm CMOS technology may also serve as guinea pig of PAM4 in radiation environment for higher data rates using more advanced CMOS technologies in the future.

## Acknowledgement

We thank Szymon Kulis, Jeffery Prinzie and Paulo Moreira for the permission of using the serializer, the PLL, the I2C and several other design-blocks in IpGBT in this R&D work. We also thank financial support from the SMU University Research Council Grant, the Dedman College Dean's Research Council Grant, and from the Institute of Physics Academia Sinica.

## Contact

Name: LI ZHANG  
Organization: Southern Methodist University  
Email: zhangli@mail.smu.edu

## References

1. Paulo Moreira et al, The IpGBT: a radiation tolerant ASIC for Data, Timing, Trigger and Control Applications in HL-LHC, TWEPP 2019 September 2-6.
2. C. Soós et al, "Versatile Link PLUS transceiver development" 2017 Journal of Instrumentation 12 C03068.
3. ATLAS Collaboration, "Technical Design Report for the Phase-II Upgrade of the ATLAS LAr Calorimeter," CERN-LHCC-2017-018; ATLAS-TDR-027
4. L. Xiao et al, "LOCx2, a low-latency, low-overhead, 2 x 5.12-Gbps transmitter ASIC for the ATLAS Liquid Argon Calorimeter trigger upgrade," 2016 Journal of Instrumentation 11 C02013.