


# Status of the Phase-2 Tracker Upgrade of the CMS experiment at the HL-LHC

Luigi Calligaris (SPRACE/UNESP) on behalf of the CMS Collaboration


IEEE-RT2020, 22/10/2020

# The Phase-2 tracker upgrade

- Future HL-LHC upgrade (luminosity up to 5-7 10<sup>34</sup> cm<sup>-2</sup>s<sup>-1</sup>)
  - O Pile-up increase from 25 to 200 (x8)
    - Larger number of tracks → increase granularity
    - Larger hit & trigger rates → increase readout rates
    - O More selective L1 trigger → Track information at L1 trigger
  - Lifetime radiation dose from 300 to 3000 fb<sup>-1</sup> (x10)
    - Improved radiation hardening of detectors
    - Easy to install, repair, replace
  - Reduce material budget
- Entirely new Phase-2 tracker
  - Inner (IT) and outer (OT) tracker
  - Back-end systems
    - Read-out and control
    - Power supplies
    - OT L1 Track finder





LHC high pile-up test fill in 2016 (<PU> = 80)




### Inner Tracker

- Big detector (1.95 billion channels, 4350 modules)
  - Challenge for read-out and calibration
- IT Geometry
  - Coverage extended up to  $|\eta| = 4.0$
  - 4 barrel layers, 8 + 4 endcap disks each side
  - $\circ$  2 types of module  $\rightarrow$  2x1-sensor and 2x2-sensor modules
- Different sensor types are now under evaluation
  - (planar or 3D sensors) x (square or long pixels)
  - Compared to Phase-1, the pixels have ½ area (2500 um2)
  - o 3D sensors attractive for use in the innermost layers
    - $\circ~$  Better SNR, radiation hardness, lower  $V_{_{ extsf{bias}}}$









100 x 25 top view


2 x 2 IT module prototype

### Inner Tracker

- Sensors directly bump-bonded to read-out chips
  - **CROC** based on the ATLAS/CMS project RD53
  - Highly integrated ASIC: "Analog island in digital sea"
  - Tests on RD53A and RD53B prototypes very encouraging
  - Final design of CROC ongoing, prototypes expected soon
- IT modules use serial powering using a constant current src
  - Strings of up to 12 modules powered together
  - Power tapped as needed by each module through a shunt-LDO reg
  - Greatly reduces amount of Cu cables (→material budget)
  - HV circuit is separate and fed in parallel
- Modules communicate electrically via serial eLinks
  - eLinks connect to portcards located further away from beam
  - A portcard hosts 2 lpGBTs a DC-DC converter and optoelectronics
    - High speed optical serial links to the detector back-end









### **Outer Tracker**

- Coverage up to  $|\eta| = 2.4$
- OT design driven by L1 track finder
  - o pT-modules → select pairs of hits from hard tracks
  - These pairs of hits ("stubs") are read out at 40 MHz
  - The track finder reconstructs tracks and feed L1T
- Two types of sensor modules at different radii
  - 2S: two microstrip sensors
    - O Dimensions: 10 x 10 cm
    - O Strip size: 5 cm x 90 um
  - PS: one macropixel + one microstrip sensor
    - Keep occupancy under control, better z resolution
    - O Dimensions: 5 x 10 cm
    - o Pixel size: 1.5 mm x 100 um
    - O Strip size: 2.4 cm x 100 um
  - Read-out is binary (no pulse height read-out)
- Sensors manufactured by Hamamatsu Photonics K.K.
  - Pre-production runs started in July 2020
  - Begin of mass production expected 2021



A pT-module selecting hits from high-pT tracks




### **Outer Tracker**

#### 2S modules


- Strips read-out by CMS Binary Chip (CBC)
  - o 127 (upper sensor) + 127 (lower sensor) channels
    - A correlation logic builds the "stubs"
  - o 8 CBCs needed to read out each side of a sensor
  - Extensively tested in past years
  - Final mass-production will begin soon

#### PS modules

- strips read-out by Short Strip ASIC (SSA)
  - o 120 channels
  - o 8 SSAs needed to read out each side of a sensor
  - Under development, testing prototypes
- o pixels read-out by Macro Pixel ASIC (MPA)
  - o 118 x 16 = 1888 channels
  - Contains the correlation logic to build stubs
  - o 16 MPAs needed to read out a sensor
  - Under development, testing prototypes
- O Both PS and 2S → CMS Concentrator IC (CIC)
  - De-randomizes data rate fluctuations from events
  - Forwards hits and stubs to the IpGBT



A 2S front-end hybrid hosting 8 CBCs and a CIC




Schematic of the new revision of the CIC ASIC


### Electronic system overview

- Outer tracker read out & control
  - **2S**  $\rightarrow$  6+6 = 12 eLinks @ 320 Mbps
  - $\circ$  **PS**  $\rightarrow$  7+7 = 14 eLinks @ 320/640 Mbps
  - $\circ$  **both**  $\rightarrow$  1+1 = 2 fast control eLinks @ 320 Mbps
  - $\circ$  **both**  $\rightarrow$  1+1 = 2 slow control I2C @ 1 MHz
- IpGBT located on-module (service/read-out hybrid)


- Inner tracker read out & control
  - # of RO eLinks (each 1.28 Gbps) depends on hit rate
  - o From 3 to 0.25 (link sharing) eLinks per read-out chip
    - Ongoing optimization using MC
  - o 1 control link @ 160 Mbps per module
- lpGBT located on portcards

The lpGBT accomplishes all roles of module read-out, control and clocking using a single duplex optical link






### OT Back-end system overview





- $\circ$  Track finding is computationally hard  $\rightarrow$  need massive parallelization
  - The read-out system is designed around the **divide and conquer** concept
- Division in space → 9 azimuthal "nonants"
  - o nonants read out by groups of DTC cards
  - DTCs then send stubs to TFPs
- Division in time ("Time Multiplexing") → 18 full copies of the TF system
  - Copies process events in turns (more time to complete the task)
  - o event1→TFP1, event2→TFP2, ..., event18→TFP18, event19→TFP1, ...
- High performance, low-latency processors
  - Large FPGAs used to run highly parallel reconstruction algorithms



### Data, Trigger and Control cards


- A **high BW processor** to read out and control tracker modules
  - Up to **72 FE modules** via lpGBT links (5 or 10 Gbps)
  - **Builds** event fragments from data streamed from the FE ASICs
  - Forwards hits to DAQ and from there to the HLT (25 Gbps optical)
  - Sends timing, trigger and control data to FE modules
  - Performs detector calibration using on-board resources
  - o (OT) Performs stub conversion from module-local to global coordinates
  - (OT) Routes stubs to their assigned Track Finders (25 Gbps optical)
- Total of 216 (OT) + 28 (IT) DTCs in the system
- Large power & cooling needs → ATCA standard
- The **Serenity board** will be used to fulfill the OT DTC role
  - Need to process up to 120 serial high-speed optical links
    - Xilinx Virtex UltraScale+, either 1 x VU13P or 2 x VU7P
    - Firefly high density transceivers (12 ch @ 28 Gbps)
  - SoC (x86\_64 or ZYNQ module) running CentOS Linux
    - Used for calibration, configuration & system control





1 x VU13P design


2 x VU7P design




Serenity prototype with 2 x KU15P

### Track Finder Processors

- Different algorithms in FPGA explored in the past:
  - Tracklet seeding + iterative road search + linear fitter ("Tracklet")
  - 2D Hough transform + Kálmán filter ("TMTT") [see IEEE-RT2016, n°59]
- Current "Hybrid" algorithm merges the two approaches
  - Tracklet seeds are created from pairs of stubs in pairs of layers
  - Search for matching stubs in the next layers, then merge duplicate tracks
  - Candidate tracks pass through a Kálmán filter → track parameter fit
  - Up to 300 tracks/evt = 12 billion tracks/s, with < 4 us latency</li>
- Total of 162 track finder processor cards in the system
- Apollo board targets the TFP and IT DTC role → large FPGAs with lots of resources
  - Xilinx Virtex UltraScale+, either 2x VU9P or 1x VU13P
  - Firefly high density transceivers (12 ch @ 28 Gbps)
  - o 2-piece board: Command Module (TF FPGA/Fireflies) and Service Module (carrier)
    - o Apollo, similarly to Serenity, hosts an SoC tasked with board management duties
  - ATCA standard: high electrical power, cooling & reliability








## Testing of the OT modules

- As OT modules are produced, they will need testing
  - System based of the FC7 AMC card (Kintex7 420T)
    - d19c firmware in FPGA
    - Phase2 Acquisition Control Framework in control PC
    - Communication via IPBus/UDP protocol
  - Automated testing of module components using a dedicated crate
- The framework is also used to test full modules at test beams
  - o Optical read-out and control, like in the final experimental setup
- Expertise gained in the development of these testing tools
  - Test bed for the development of the DTC firmware




2S optical development setup



Detail of the 2S service hybrid with optical connection




The FC7 AMC card



40 MHz 31.25 MHz 120 - 320 MHz

Firmware structure



Hybrid testing crate

# Summary

- HL-LHC Upgrade
  - Challenge for sensors, readout, trigger and detector materials
- CMS Phase-2 Upgrade
  - Inner (pixel) + outer (strip/pixel) trackers
  - Both under intense research & development activities
  - Some components to begin mass-production and assembly very soon
    - Installation and commissioning of new tracker → Long Shutdown 3 of LHC
- L1 Track finding
  - Outer tracker back-end will reconstruct tracks for the L1 trigger
  - Very large system running reconstruction algorithms on FPGAs



Thanks!:)