

# What is New in MicroTCA.4.1 ?

Kay Rehlich, DESY MicroTCA Technology Lab

Auxiliary Backplane

Protective Covers

AMC / RTM Application Classes

# MTCA.4.1


## ***MicroTCA™***

### **PICMG® Specification MTCA.4.1 R1.0**

#### **Enhancements for MicroTCA.4**


- ❖ **Auxiliary Backplane for Rear Transition Modules (μRTMs & MCH RTM)**
- ❖ **Rear Power Modules (RPMs)**
- ❖ **MCH Management Support & Extended Rear Transition Module (MCH-RTM)**
- ❖ **AMC & RTM Protective Covers**
- ❖ **Applications Classes of μRTMs**

November 1, 2016




168 Pages

# MicroTCA.4: A Modular Crate System




# MicroTCA Generations: **MTCA.0** MTCA.4 MTCA.4.1


Front Side




# MicroTCA Generations: MTCA.0 **MTCA.4** MTCA.4.1



# MicroTCA Generations: MTCA.0 MTCA.4 **MTCA.4.1**



# MicroTCA.4.1 Rear Power Module




## **RPM:** Rear Power Module

Provides:


- 3.3 V management power to eRTM
- 12 V to eRTM
- Positive variable Voltage to RTM
- Negative variable Voltage to RTM

Managed by MCH via MCH-RTM

# MicroTCA.4.1 Rear Power Module: Variable Voltage




*Example*





# MicroTCA.4.1 MCH Rear Transition Module




## **MCH-RTM:** MCH Rear Transition Module

- Zone 3 plug is defined in MTCA.4.1
- The MCH is the manager, the RTM links the  $\mu$ RTM Backplane to the MCH
- Low power eRTMs can be powered from the MCH

# MicroTCA.4.1 MCH Rear Transition Module

- Up to 16 additional fat-pipe for e.g. a CPU on MCH-RTM
- Management of a second  $\mu$ RTM backplane




# MicroTCA.4.1 MCH Rear Transition Module

## Zone 3 connector definition:

- 16 fat-pipe (PCIe) lanes
- 2 SATA links
- 2 Ethernet ports
- Management of rear Power Modules
- Management of rear backplane EPROM
- Management of rear eRTMs
- Management of MCH-RTM
- Power

## Zone 2 connector definition:



- Management of rear Power Modules
- Management of rear backplane EPROM
- Management & power for rear eRTMs
- 6 LVDS to 3 eRTMs (user defined)




# MicroTCA.4.1 MCH-RTM: 3 \* 2 Fat-Pipes

Supported Protocols:


- PCI Express
- PCI Express Advanced Switching
- Ethernet 1000Base-X
- Serial RapidIO
- Serial Peripheral Interface
- Universal Asynchronous Receiver-Transmitter
- Universal Synchronous Receiver-Transmitter
- Ethernet 100Base-T



# MicroTCA.4.1 Extended Rear Transition Module



# Example $\mu$ RTM Backplane



## 1 or 2 RPM:

Power to:

- eRTM
- $\mu$ RTM
- MCH-RTM

## eRTM 13 or 2nd MCH-RTM:

Power from RPM


## eRTM 15:

Power from MCH-RTM or RPM  
Example: RF and Clock distribution

## eRTM 14:

Power from RPM


# μRTM Backplane



With **one** MCH-RTM


## User definable plugs

Example:  
Multi-Coax plugs for  
very low jitter RF and  
clock distribution



With **two** MCH-RTM

# Position of the $\mu$ RTM Backplane




- The distance of the plugs on both backplanes are fixed
  - Independent of the backplane thickness




# MicroTCA.4.1 AMC Protective Covers

- Mechanical protection of components
- A bit of shielding (grounded stainless steel with insulating foil)



# MicroTCA.4.1 RTM Protective Covers



Side 1



# MicroTCA.4.1 AMC Protective Covers

Keying block

2.7Ø Thru hole for standoff with screw, connected to chassis GND




# MicroTCA.4.1 Better Modularity of RTMs: Classes

- Definition of AMC / RTM compatibility by classes and sub-classes
- AMC and RTM both have FRU “Classification Records”
- One module can define compatibility with several classes
- Pin and Signal description of the Zone 3 plug
- Compatibility means: can be switched on
- Compatibility does NOT mean that all features are implemented

[https://mtca.desy.de/resources/zone\\_3\\_recommendation/index\\_eng.html](https://mtca.desy.de/resources/zone_3_recommendation/index_eng.html)

Table 1: FPGA clock regions and clock capable pins marked as "CC" for Class D1.0, D1.1, D1.2, D1.3, D1.4, AMC side view


# MicroTCA.4.1 AMC - RTM Compatibility Check: Classes



**AMC is compatible with RTM**  
If  $\geq 1$  record is matching

# MicroTCA.4.1 AMC - RTM: Class Definition

- Analog Class **A1.1**
  - ▶ 10 differential analog inputs, AC
  - ▶ 10 differential analog inputs, DC
  - ▶ 5 differential analog outputs, DC
  - ▶ Clocks: 6 input, AC
  - ▶ 9 differential digital IO
  - ▶ 2 high speed links optional
- Analog Class **A2.1**
  - ▶ 32 differential analog inputs, DC
  - ▶ 4 differential analog outputs, DC
  - ▶ Clocks: 2 input (AC), 1 output (LVDS)
  - ▶ 6 differential digital IO (LVDS)



**Table 6-9: Zone 3 Classification Descriptor Bytes**

Offset	Length	Field Description
12+m*3	1	Class Type: 0h = Analogue (A) 1h = Digital (D) 3h-FFh = Reserved
13+m*3	1	Class Identifier major number
14+m*3	1	Class Identifier minor number

# Summary

## → **MicroTCA.4.1**



- ✓ First standard of a rear backplane with full management
- ✓ Allows very compact and modular designs
- ✓ Class concept for a modular AMC/RTM compatibility





# SHAPI

## Standard Hardware API Design Guide






[https://www.picmg.org/wp-content/uploads/PICMG\\_MTCA\\_DG\\_1-Standard\\_Hardware\\_API\\_Design\\_Guide\\_RELEASED-2017-01-09-002.pdf](https://www.picmg.org/wp-content/uploads/PICMG_MTCA_DG_1-Standard_Hardware_API_Design_Guide_RELEASED-2017-01-09-002.pdf)

# SHAPI

- Self-describing communication: CPU  $\leftrightarrow$  FPGA
  - ▶ Decoupling of application programs from FPGA code
  - ▶ No address mapping file required
  - ▶ Re-usable FPGA and application modules
- One **Device** header describes the FPGA and board hardware
  - ▶ Provides the main interrupt registers (vectored interrupt preferred)
  - ▶ Links to the first module of the FPGA
- **Module** headers are describing the function blocks (e.g. ADCs, DACs, ...)
  - ▶ A module has a standard part (ID, capabilities, ...)  
and a function specific part
- DMA is implemented by a special **DMA Module**

# SHAPI: FPGA Device is Composed of Module

Addr:  
0x00 →



# SHAPI: Standard Device Identification

31	16	15	0	Addr	R/W
Magic = 0X5348		SHAPI Version		0x00	ro
First Module Address				0x04	ro
Hardware ID		HW Vendor ID		0x08	ro
Device FW ID		Device Vendor ID		0x0C	ro
Firmware Version				0x10	ro
Firmware Timestamp				0x14	ro
Firmware Name				0x18 0x1C 0x20	ro
Device Capabilities				0x24	ro
Device Status				0x28	ro
Device Control				0x2C	rw
Interrupt Mask				0x30	rw
Interrupt Flag				0x34	ro
Interrupt Active				0x38	ro
Scratch Registers				0x3C	rw

## Capabilities:

- Full reset available
- Soft reset available
- Has RTM detection
- Endianness available

## Status:

- Doing Full reset routine
- Doing Soft reset routine
- RTM present

## Control:

- Do Full reset
- Do Soft reset
- Use big-endian format

## Standard **Device** Identification & Control

# SHAPI: Device Interrupt Registers

31	16	15	0	Addr	R/W
Magic = 0X5348		SHAPI Version		0x00	ro
First Module Address				0x04	ro
Hardware ID		HW Vendor ID		0x08	ro
Device FW ID		Device Vendor ID		0x0C	ro
Firmware Version				0x10	ro
Firmware Timestamp				0x14	ro
Firmware Name				0x18	ro
				0x1C	
				0x20	
Device Capabilities				0x24	ro
Device Status				0x28	ro
Device Control				0x2C	rw
Interrupt Mask				0x30	rw
Interrupt Flag				0x34	ro
Interrupt Active				0x38	ro
Scratch Registers				0x3C	rw

## Interrupt Mask:

- 32 bits
- 1 = interrupt **enabled** for the device assigned to this bit

## Interrupt Flag:

- 32 bits
- 1 = interrupt was **raised**
- **Is masked**

## Interrupt Active:

- 32 bits
- 1 = interrupt was **raised**
- **Is not masked**

Standard **Device** Identification & Control

# SHAPI: Standard Module Identification

31	16	15	0	Addr	R/W
Magic = 0X534D		0x0100		0x00	ro
Next Module Address				0x04	ro
Firmware ID		Vendor ID		0x08	ro
Module Version				0x0C	ro
Module Name: std_dma				0x10, 0x14	ro
Module Capabilities				0x18	ro
Module Status				0x1C	ro
Module Control				0x20	rw
Interrupt ID				0x24	ro
Interrupt Flag Clear				0x28	rw
Interrupt Mask				0x2C	rw
Interrupt Flag				0x30	ro
Interrupt Active				0x34	ro
N Module Specific Registers				0x38 ...	

## Standard **Module** Identification & Control

### Vendor ID:

- Can be used for plug-in modules

### Firmware ID:

- Defines the the routine to handle this module, e.g. a certain ADC type

### Version:

- Major (SW compatibility), minor, patch

### Capabilities, Status, Control:

- Full or soft reset (available, status, ctrl)
- RTM required
- Single or multiple interrupts

### Interrupts:

- ID: defines which device level interrupts can be raised by this module (one bit)
- Clear, Mask, Flag, Active: to reset, enable, IRQ & Mask, IRQ

# SHAPI: DMA Standard Module

31	16	15	0	Addr	R/W
0X534D		0x0100		0x00	ro
Next Module Address				0x04	ro
Firmware ID = 1		Vendor ID = 0		0x08	ro
Module Version				0x0C	ro
Module Name: std_dma				0x10, 0x14	ro
Module Capabilities				0x18	ro
Module Status				0x1C	ro
Module Control				0x20	rw
Interrupt ID				0x24	ro
Interrupt Flag Clear				0x28	rw
Interrupt Mask				0x2C	rw
Interrupt Flag				0x30	ro
Interrupt Active				0x34	ro
DMA Capabilities				0x38	ro
DMA Status				0x3C	ro
DMA Control				0x40	rw
From Device Destination				0x44, 0x48	rw
From Device Source				0x4C, 0x50	rw
From Device Data Size				0x54	rw
From Device Data Transmitted				0x58	ro
To Device Destination				0x5C, 0x60	rw
To Device Source				0x64, 0x68	rw
To Device Data Size				0x6C	rw
To Device Data Transmitted				0x70	ro

**Vendor ID = 0**  
**Firmware ID = 1**  
 Defines a DMA Module


## DMA Capabilities:

- Simultaneous read/write transfer
- RTM required
- Single or multiple interrupts
- To device DMA supported
- From device DMA supported
- Endianness data swap supported

## DMA:

- Destination Address (e.g. CPU)
- Source Address (e.g. board memory)
- Requested bytes to be transferred
- Bytes transferred in last DMA

# SHAPI: Interrupts





# SHAPI & Linux Driver Repository

- GitHub as an open repository to exchange MicroTCA code
  - ▶ Linux driver: hot-swap and universal
  - ▶ SHAPI driver coming soon
  - ▶ SHAPI FPGA test project coming soon

**<https://github.com/MicroTCA>**