Contribution ID: **416** Type: **Poster presentation**

A new all-digital background calibration technique for time-interleaved ADC using first order approximation FIR filters

Thursday 14 June 2018 15:50 (15 minutes)

This paper describes a new all-digital technique for calibration of the mismatches in time-interleaved analog-to-digital converters (TIADCs) to reduce the circuit area. The proposed technique employ first order approximation FIR filter banks, which do not need large number of FIR taps. In case of a four-channel 12-bit TIADC, the proposed technique improves SINAD of simulated data from 54dB to 61dB, and improves SINAD of measured data from 49dB to 53dB, while the number of FIR taps is only 31. In the case of slight mismatches, 22-bit FIR coefficient is sufficient to correct 12-bit signals, which makes it easy to implement this technique in hardware. In addition, this technique is not limited by the number of sub-ADC channels and is also suitable for wideband signals.

Minioral

Yes

Description

calibration algo

Speaker

Jiadong Hu

Institute

USTC

Country

China

Authors: Mr HU, Jiadong (State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China, Hefei 230026, China ;Department of Modern Physics, University of Science and Technology of China, Hefei 230026, China); Dr CAO, Zhe (1 State Key Laboratory of Particle Detection and Electronics (IHEP-USTC), Hefei, 230026, China; 2 Department of Modern Physics, University of Science and Technology of China, Hefei, 230026, China); Prof. AN, Qi (State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China, Hefei, 230026, China;Department of Modern Physics, University of Science

and Technology of China, Hefei, 230026, China); Prof. LIU, Shubin (University of Science and Technology of China)

Presenter: Mr HU, Jiadong (State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China, Hefei 230026, China ;Department of Modern Physics, University of Science and Technology of China, Hefei 230026, China)

Session Classification: Poster 2

Track Classification: Real Time System Architectures and Intelligent Signal Processing