



Contribution ID: 426

Type: **Poster presentation**

Timing and clocking scheme in the upgraded LHCb detector

Thursday 14 June 2018 15:50 (1 minute)

In 2019, the LHCb experiment at CERN will undergo a major upgrade where its detector electronics and the entire readout system will be replaced. The goal is to read-out all events at the full LHC frequency of 40 MHz, reaching a total data rate of ~40 Tb/s. In this context, a new timing, trigger and fast readout control system has been developed: its main tasks are to distribute centrally the clock, the timing information and to synchronize all elements in the readout system: from the very last Front-End ASIC to the building of events to be stored.

A proper clocking scheme is therefore paramount to make sure that the electronics of the entire readout system is well synchronized with the LHC timing and with the global LHCb upgraded detector. In this paper, the clock scheme as currently used in the upgrade of the LHCb experiment is described in detail, with particular emphasis on the mechanisms, both in FPGA and in hardware design, employed to ensure fixed latency of the clock, deterministic control over the fine phase, low jitter and a narrow frequency spectrum. Measurements for the validation of the scheme are also enclosed.

Minioral

Yes

Description

system timing/clock

Speaker

Federico Alessio

Institute

CERN

Country

Switzerland

Author: ALESSIO, Federico (CERN)

Co-authors: BARON, Sophie (CERN); MENDEZ, Julian Maxime (CERN); CACHEMICHE, Jean-Pierre (Centre National de la Recherche Scientifique (FR)); DUVAL, Pierre-Yves (Centre National de la Recherche Scientifique

(FR)); HACHON, Frederic (Centre National de la Recherche Scientifique (FR)); RETHORE, Frederic (Centre National de la Recherche Scientifique (FR)); VOUTERS, Guillaume (Centre National de la Recherche Scientifique (FR)); JEVAUD, Michel (CPPM)

Presenter: ALESSIO, Federico (CERN)

Session Classification: Poster 2

Track Classification: Data Acquisition