


# A DAQ Prototype for the ATLAS small-strip Thin Gap Chamber Phase-I Trigger Upgrade

Kun Hu<sup>1,2</sup>, Houbing Lu, Xu Wang<sup>1,2</sup>, Feng Li<sup>1,2</sup>, Xinxin Wang<sup>1,2</sup>, Tianru Geng<sup>1,2</sup>,  
Hang Yang<sup>1,2</sup>, Liang Han<sup>1,2</sup> and Ge Jin<sup>1,2</sup>

1. State Key Laboratory of Particle Detection and Electronics, USTC, Hefei, 230026

2. Modern Physics Department, University of Science and Technology of China





# Experiments and Results

NEK




Fig. 1. Schematic block diagram of the DAQ prototype based on the Gigabit Ethernet interface.

The schematic block diagram of the DAQ prototype is illustrated in Fig. 1. The core of the prototype is based on a Kintex-7 FPGA, which is configured by a Serial Peripheral Interface (SPI) flash. Two VMM2s, which are interconnected using a daisy chain, are used to read out the signals from the sTGC detector. The mini-SAS connector is designed to receive the external trigger and the 40MHz synchronized clock. The Ethernet interface is used for connection between the hardware and a computer.




Fig. 2 The output noise of the DAQ prototype shielding the input charge signal.




Fig. 3 The linearity test of a channel at the gain of 4.5 mV/fC.



# Poster

*NEK*

## Introduction

## Hardware Design

## Experimental Results

**A DAQ Prototype for the ATLAS small-strip Thin Gap Chamber Phase-I Trigger Upgrade**



Kun Hu<sup>1,2</sup>, Houbing Lu, Xu Wang<sup>1,2</sup>, Feng Li<sup>1,2</sup>, Xinxin Wang<sup>1,2</sup>, Tianru Geng<sup>1,2</sup>, Hang Yang<sup>1,2</sup>, Liang Han<sup>1,2</sup> and Ge Jin<sup>1,2</sup>

1. State Key Laboratory of Technologies of Particle Detection and Electronics, Hefei, Anhui, 230026, China  
 2. Anhui Key Laboratory of Physical Electronics, Modern Physics Department, University of Science and Technology of China

**1. Introduction**

ATLAS [1], [2] is one of four experiments that is located at the Large Hadron Collider (LHC) now constructed at CERN, Geneva, Switzerland. The ATLAS detector accepts the events from the proton-proton collision at a rate of 40 Hz. The high luminosity performance of the electron tracking system both in terms of performance and resolution degrades with the ~~the~~ background rate, especially in the endcap region. Moreover, the ion energy protons generated in the magnet materials between the arm wheel (SW) and the end-cap muon detector (EM), hit the endcap trigger chambers, thus producing fake triggers. In order to cope with these problems, it is proposed to ATLAS detector to use the ~~the~~ TGC technology, developed in [3]-[5]. The thin-gap chamber (TGC) technology, developed in [3]-[5], is an important part of the SW. The small-angle TGC (ATGC) in which the strip pitch is much smaller than that of the current ATLAS TGC will be ~~be~~.

In this paper, we propose a DAQ prototype based on a high-speed digital chamber readout. The DAQ prototype includes a VME chip, a Xilinx® FPGA, and a physics layer Gigabit Ethernet Transceiver (GET). Additionally, the DAQ integrates a high-speed serial mini-SAS interface. The Graphical User Interface (GUI) is written based on C# programming language, showing the monitor and control of the DAQ.

**2. Prototype Architecture**

The schematic block diagram of the DAQ prototype is illustrated in Fig. 1. The core of the prototype is based on a Xilinx®-T FPGA, which is configured by a Serial Peripheral Interface (SPI) flash. Two VME boards, which are interconnected using a daisy chain, are used to read out the signal from the ATGC. The mini-SAS interface is designed to receive the signal from the ATGC and the ATGC driver. The two VME boards are connected via a connection of two external drivers over and below the ATGC detector, used for ATGC efficiency test in the future. The 5511111 Gigabit Ethernet Transceiver is a physical layer device for 10GbE-SX-T, 10GbE-SX-Tx, and 10GbE-T application. In our design, the GET is configured as a Gigabit Ethernet interface (GEII). The RAS port is used for connection between hardware and a computer.

The block diagram of the signal flow in the FPGA is shown in the middle of Fig. 1. The Ethernet core, generated via the Core Generator of the Xilinx ISSI software, is embedded in the FPGA. The Ethernet interface is implemented in Media Access Control (MAC) layer, which is a sub-layer of the data link layer. The Ethernet interface adopts the user-defined command and status register. The MAC layer is controlled by the user-defined command decoder. At initialization, all the MACs and status registers are reset. Then, a VMM2 configuration command arrives. The VMM2 configuration module is implemented via a state machine. After the configuration, the VMM2 data (status, data 1) will output when one of VMM2 channels receives a charge signal. Once sending a user-defined command from two VMM2s are stored in an internal FIFO. Then these events are sent back to a computer.

**3. Data Format**

The data format of an Ethernet packet is illustrated in Fig. 2. The data is transferred via an Ethernet interface. For a scenario without an external trigger shown in Fig. 2(a), each Ethernet packet has 15 events. Each event from VMM2 contains a total of 35 bits, which is divided into 10 bits of event ID, 1 bit of trigger signal, 14 bits of destination MAC address, a 2-bytes user-defined token and 1422 bytes of data from VMM2. For a case with an external trigger, however, an event identification (ID) with 3 bytes is added after every event, which is generated via an internal counter driven by the external trigger signal. The total number of bytes in each case is illustrated in Fig. 2(b). The trigger token means a user-defined command when its value is higher than 1000. It also means an Ethernet packet length when lower than 1000.

**4. Experimental Results**

The noise test is carried out after the VMM2 configuration. The signal from the monitor (MON) pin of the VMM2 is captured by a high-impedance Tektronix oscilloscope. Fig. 3 shows the output signal of the DAQ prototype. The noise value with a Gaussian distribution is tested in a histogram. The root mean square (RMS) is about 2 mV. The noise is mainly composed of the noise from the signal source, the noise from the signal transmission, the noise in the PCB, and the high-frequency noise in digital components such as FPGA. The mean value is 172 mV, generated by a stable bandgap-referenced baseline.

The VMM2 chip consists of 64 front-end channels and digital processing circuit [5]. In our VMM2 configuration, the continuous mode is used. In the mode, the peak and the time window of the signal are detected by the 10-bit ADC and the 8-bit Digital-to-Analog converter (DAC). The 10-bit ADC provides a high-resolution ADC conversion for the peak value. The 8-bit DAC is applied to convert the peak timing, which is measured using a Time-Amplitude Conversion (TAC). The TAC stop signal occurs at the next clock period of a shared 12-bit Gray-coded counter implemented using an external Synchronous Clock (SC). Each channel is controlled by a 10-bit DAC and a 12-bit Gray-coded counter. The DAC is controlled by a 10-bit DAC, which is controlled by an external fast pulse clock. The DAC value is used to tune the VMM2 with the configuration bit sequence. Each channel has adjustable gain range, offering higher analog dynamic range. For a given DAC value of the pulser and a given channel gain, we can obtain a histogram of the peak value. Stepping up the DAC value, a linear test of the VMM2 channel is performed. The linear test results are illustrated in Fig. 4. The Output Input Charge (OIC) for the channel is described as OIC/(V<sub>T</sub> × TAC). The slope of the fitted line measures the actual channel gain, which is about 80% less than the nominal value.

**5. Conclusions**

In this paper, a DAQ prototype based on a Gigabit Ethernet interface has been built for the ATLAS small-angle Thin Gap Chamber (ATGC) Phase-I upgrade. The DAQ prototype consists of VMM2, FPGA and Gigabit Ethernet Transceiver. The DAQ performance is discussed in detail. In the very future, the DAQ prototype will be used for the ATGC performance test.

**References**

1. ATLAS Collaboration, "The ATLAS Experiment at the CERN Large Hadron Collider," *JHEP* 07(2008) 029(2008) (2008).
2. ATLAS Collaboration, "New Small Wheel Technical Design Report," *CERN-LHCC-2012-025*, 2012.
3. J. G. Yang et al., "A low-power scheme operating at the high voltage bias mode," *IEEE Trans. Nucl. Sci.* 57, 2222-2227 (2010).
4. G. De Oliveira et al., "VMM2-like ASIC for microstrip detectors," *IEEE Trans. Nucl. Sci.* 58, 2314 (2011).
5. Agnieszka Kowalska et al., "VMM2-like readout," *VTPC*.