

## Data Chain Reconstructing Technology for the front-end electronics of the BESIII muon identification system

XI Jianbo<sup>1,2</sup>, LIANG Hao<sup>1,2</sup>, ZHANG Xiaoguang<sup>1,2</sup>, XIANG Shitao<sup>1,2</sup>

- 1. State Key Laboratory of Particle Detection and Electronics, USTC, Hefei, 230026
  - 2. Modern Physics Department, University of Science and Technology of China



## Introduction and design

The readout electronics for the BESIII muon identification system is comprised of 40 data chains. The structure of a data chain and of the data stream is illustrated in Fig. 1. Each data chain consists of 16 FECs, which are connected in daisy chain mode via cascade cables.




Fig. 1 The structure of a data chain and of the data stream




Fig. 2 Implementation sketch of FEC




Fig. 3 The operational diagram of the data processing logic

However, this technique has an obvious limitation in that the failure of a single component will disable the entire data chain.

In order to automatically disconnect malfunctioning front-end cards and reorganize the data transmission channel to minimize the loss of data. The original FEC design is modified to achieve a data chain reconstruction function. The new designed FEC uses a SDRAM based on FPGA (SF) and an anti-fuse based FPGA (AF), which carry out all the logical functions required for processing digital data. Fig. 2 shows an implementation sketch of the FEC. Fig. 3 displays the general operational diagram of the data processing logic.

