

Online calibration of the TRB3 FPGA TDC with DABC software


Jörn Adamczewski-Musch, [Sergei Linev](#), Cahit Ugur, GSI, Darmstadt, Germany

TRB3 hardware




- 5 Lattice ECP3-150EA FPGAs
- 4 peripheral FPGAs as TDCs
- 1 central FPGA for trigger system and GbE
- TrbNet (control) and UDP/IP/GbE (data)
- various add-on boards (ADC, PADIWA,..)

FPGA TDC



$$t_stamp = (epoch * 2048 + t_coarse) * 5ns - Calibr(t_fine)$$

fine time calibration



- required **per each TDC channel** (~ 48) for each FPGA design
- may **frequently measure calibration tables** from uniform-distributed fine times
- may use **known temperature dependency function**
- **can be done during data taking with DABC event builder software**
- precision ~ 10 ps (without calibration: 200 ps)

DABC web interface



Online calibration of TRB3 FPGA TDC with DABC software

