# Implementation of ITER Fast Plant Interlock System Using FPGAs with cRIO

Interlock Systems 

protect the machine against failures or incorrect machine operation avoid serious damage of the machine integrity or availability

The challenge

- Response time < 100 μs
- High availability > 99.9 %
- Reliability (over two, 8-hour shifts) > 99.6 %
- Integrity level (SIL3 equivalent IEC 61508) PFH < 10<sup>-7</sup>
- Fail safe solution (deterministic state in case of internal error)
- Harsh environment

The solution

- NI CompactRIO
- Embedded FPGA-based architecture
- Reconfigurable hardware system
- Redundant configuration (inputs, outputs, chassis)
- Diagnostics modules



Mariano Ruiz
Technical University of Madrid

















## Poster #40

**Abstract** 

**Results** 



20th IEEE-NPSS Real Time Conference 5-10 June 2016, Padova, Italy



#### Implementation of ITER Fast Plant Interlock System Using FPGAs with cRIO

E. Barrera<sup>1</sup>, M. Ruiz<sup>1</sup>, A. Bustos<sup>1</sup>, M. Afif<sup>2</sup>, B. Radle<sup>2</sup>, J. L. Fernandez-Hernando<sup>3</sup>, I. Prieto<sup>4</sup>, R. Pedica<sup>5</sup>, J.M. Barcala<sup>6</sup>, J.C. Oller<sup>6</sup>, R. Castro<sup>6</sup> Instrumentation and Applied Acoustic Research Group. Technical University of Madrid, Spain; National Instruments, Austin, Texas USA; <sup>8</sup>ITER Organization, St. Paul-lez-Durance, 13067 France; <sup>4</sup>Iberdrola Ingeniería y Construcción S.A.U., Madrid, Spain; Syltrocket, SPA, Vla Tiburtina, 1020 - 00156 Roma, Italy: SAsociación Euratom/CIEMAT para la Fusión, Madrid

"Afteroci-niterlocks are the instrumented functions of ITER bat protect the machine against failures of the plant system components or incorrect machine operation. Reparing IEC, the interiotic Control System (CS) and the plant system components or incorrect machine operation. Reparing IEC, the interiotic Control System (CS) in charge of the supervision and control of all the ITER components interiority or availability. The CS is in charge of the supervision and control of all the ITER components involved in the instrumented protection of the Tolkansk and Its auxiliary systems. Its Cs does not system (CS) the different Plant testroick Systems (PS) and its networks. The ICS does not system Intel® of Segregate, built and operated according to the highest casility standards. The international standard ICC-61000 has been obseen as the reference, in both CS and PS cases two main architectures are used: a slow architecture, for those internations with response time regularized scarcing to the highest casility standards. The international standard ICC-61000 has been obseen as the reference, in both CS and PS cases two main architectures are used: a slow architecture, for those internations with response time regularized scarcing to the threat experiments between the 1000 has plant of the central interlock functions), based on PC behonologies, and a fast architecture, based on PCs and the control interlock functions, in the case of 100 (Reconfigurable lossy) develonely from National Instruments (composition parts and charges of the proposition parts and parts of the composition of the parts of the case of 100 (Reconfigurable lossy). According to the output of the MPIRIA as et of the configurable to the case of 100 (Reconfigurable lossy) and the configurable to the case of 100 (Reconfigurable lossy) and the configurable to the case of 100 (Reconfigurable lossy) and the configurable lossy of the case of 100 (Reconfigurable lossy) and the configurable lossy of the case of 100 (Reconfigurable lossy) and the configurable los


2003S Double Docker with Diagnostics

#### FAST INTERLOCK SYSTEM REQUIREMENTS Interlock action signals < 100 μs following an interlock event</li> Overall availability > 99.9 % Reliability (over two, 8-hour shifts) > 99.6 % Integrity level (SIL3 equivalent – IEC 61508) PFH < 10<sup>-7</sup> Fail safe solution (deterministic state in case of internal error Harsh environment Adopted solution: NI CompactRIO - embedded sed architecture with hot-swappable Industrial I/O modules Redundancy in I/O modules Diagnostics modules

2 chassis in a redundant configurat

Requirements and solution

**System architecture** 



Config.	Inputs	Outputs		PFH (17 months)	SIL consumption (IEC 61508)	# Safety Functions	Response time	Max. FPGA resources used
A	3 x AI	2 x 24V	85.47 %	1.324 E-8	13.2% of SIL 3	1 to 11	41 – 89 μs	49.9 %
В	3 x 24V	2 x 24V	85.47 %	1.322 E-8	13.2% of SIL 3	1 to 11	143 - 643 μs	32.0 %
С	3 x TTL	2 x TTL	85.47 %	1.597 E-8	16% of SIL 3	1 to 7	5 - 20 μs	32.5 %
UFF: Sofe Follor PFH: Probabilit SIL: Signal Inter	y of dangerous is	allure per Hour (h	igh demand syste	en)				

- pactRIO chassis (Virtex-5 FPGA) : (Al) module; 32-Ch±200 mV to ±10 V, 16-Bit, 250 kS/s
- (AO) module: 16-Ch ±10 V, 16-Bit, 25 kS/s module; 10-ch 251 v, 10-oh; 25 ks/s put (00) module; 32-ch 24 V, 8 µs, Sinking t (01) module; 32-ch 24 V, 7 µs put (00) module; 32-ch 24 V, 500 µs

### 

000

ent cycle of FPIS apps Interlock users only need to retrieve

- Generic fast PIS controller solution ✓ Integrity figures estimated according to IEC 61508
- Preconfigured and tested templates/bitfiles (additional possible)
- Integration with the central system (critical and non critical comm.)

  First ITER real applications: Correction Coils (2015), Poloidal field coils,

central solenoid and toroidal field coils power converters (2016)











**Conclusions** 

**Mariano Ruiz Technical University of Madrid** 

**Development cycle**