## **20th Real Time Conference**



Contribution ID: 154

Type: Oral presentation

## The readout system upgrade for the LHCb experiment

Monday 6 June 2016 17:00 (20 minutes)

The LHCb experiment is designed to study differences between particles and anti-particles as well as very rare decays in the charm and beauty sector at the LHC. The detector will be upgraded in 2019 and a new trigger-less readout system has to be implemented in order to significantly increase its efficiency.

In the new scheme, event building and event selection are carried out in software and the event filter farm receives all data from every LHC bunch-crossing. Another feature of the system is that data coming from the front-end electronics is delivered directly into the event builders memory through a specially designed PCIe card called PCIe40.

The PCIe40 board handles the data acquisition flow as well as the distribution of fast and slow controls to the detector front-end electronics. It embeds one of the most powerful FPGAs currently available on the market with 1.2 million logic cells. The board has a bandwidth of up to 490 Gbits/s in both input and output over optical links and up to 100 Gbits/s over the PCI Express bus to the CPU.

We will present how data flows through the board and to its associated server during event building. We will focus on specific issues regarding the design of the different firmwares being developed for the FPGA, showing how to manage flows of 100 Gbits/s, and all the techniques put in place when different firmwares are developed by distributed teams of sub-detector experts.

Author: CACHEMICHE, Jean-Pierre (Centre National de la Recherche Scientifique (FR))

**Co-authors:** ALESSIO, Federico (CERN); VOUTERS, Guillaume (Centre National de la Recherche Scientifique (FR)); NEUFELD, Niko (CERN); DURANTE, Paolo (CERN); SCHWEMMER, Rainer (CERN); LE GAC, Renaud (CPPM CNRS/IN2P3)

Presenter: DURANTE, Paolo (CERN)

Session Classification: Fast data Transfer links and networks

Track Classification: Real Time System Architectures and Intelligent Signal Processing