


PLAS: A 32-CHANNEL, DEAD TIME-LESS ANALOG MEMORY ASIC FOR THE TRACE DETECTOR

R. J. Aliaga^{1*}, V. Herrero², S. Capra³, J. A. Dueñas⁴, A. Pullia³, A. Gadea¹, D. Mengoni⁵

*Contact: raalva@ific.uv.es

PURPOSE




PLAS is a low power, compact ASIC for the TRACE front-end that carries out:

- zero suppression
- local triggering
- timestamping
- pulse sampling
- serialization

ANALOG MEMORY ARCHITECTURE

SCA (Switched Capacitor Array) → PLAS (PipeLined Asymmetric SCA)




Typical analog memory circuit: one SCA per channel.

- Capacitors sequentially connected to bus to write analog voltage values until stopped by trigger.
- Read out later one by one and digitized externally.
- High write frequency, low read frequency.

Problem: Cannot be rewritten until read out. Limited by read frequency. **Very long dead time.**

Existing solutions: Partial readout, channel replication.





New solution: Split the memory into two sequential SCA stages.

- **Stage 1:** One short SCA per channel for pre-trigger samples.
- **Stage 2:** A few slots containing one long SCA for post-trigger samples and one short SCA to store a copy of Stage 1.


Advantages: no deadtime, reduced number of cells

Disadvantages: more complex calibration, noisier pre-trigger

PRINCIPLE OF OPERATION



PROTOTYPE




PLAS prototype specifications

Technology	0.18μm CMOS
Die size	3.5 × 3.9 mm ²
Input channels	32
Queue slots	8
Memory depth	224 per slot (32 pre-trigger + 192 post-trigger)
Write frequency	200 MHz (100 MHz DDR)
Read frequency	50 MHz
Power supply	1.8 V
Internal range	0.3 V to 1.5 V
Simulated performance	
Input bandwidth	100 MHz
Output noise	11.9 ENOB
Power consumption	10 mW/channel

Input channel features

Input polarity	Configurable
Input range	Configurable (external resistor)
Trigger mode	Programmable
Trigger threshold	Programmable, 2 per channel



Poster presented at the 20th Real Time Conference - June 2016, Padova, Italy.