

New updates on the ATLAS ROD board implementation for Pixel Layer 1 and Layer 2

Nico Giangiacomi

Università di Bologna, Dipartimento di Fisica e Astronomia
Istituto Nazionale di Fisica Nucleare - sezione Bologna


nico.giangiacomi@bo.infn.it

June 9, 2016





The poster main intent is to present:

- the **Read-Out Driver** (ROD) Board developed for the **ATLAS** experiment at **CERN**;
- the **ATLAS Pixel Detector** Read-Out Chain;
- the **technological challenges** which brought to the design of the **Read-Out Driver** (ROD) Board;
- **motivation** for the upgrade of the Read-Out system;
- **status** and results of the new **ROD**.




New updates on the ATLAS ROD board implementation for Pixel Layer 1 and Layer 2

N. Giangiacomi¹*, A. Donnino¹, L. Lama¹, G. Ballo¹, D. Falchini¹, A. Gabrielli¹, R. Travaglini¹
by the ATLAS Collaboration
¹INFN Bologna, ²University of Bologna, ³Volkswagen Institute of Technology Torino - DISAT Politecnico di Torino
giangiacomi@fb.infn.it


Introduction and motivations



ROD Firmware overview

ROD components description


The ATLAS Broad-Out Driver Board




The ATLAS Broad-Out Driver (BOD) board is a VME based designed to read-out data coming from the Pixel Detector.

The operating boards include four FPGA and a 3-Phase-Locked Loop (PLL).


- 1 Xilinx Spartan3C V5C4545-0200A4, a Programmable Block Memory (PBM) device which receives data from the other FPGAs and the EEPROM; it is able to perform the data transfer to the Single Board Computer (SBC) via VME MASTER/FREEDOM.
- 1 Xilinx Spartan3C V5C4545-0200A4, the Master FPGA having an embedded PowerPC (PPC) which controls and communicates with the other FPGAs.
- One Xilinx Spartan3C V5C4545-0200A4, the Slave FPGA having a MicroBlaze CPU which performs data gathering, event trigger building and data compression.
- 1 Lattice iSP7000, a PLL which synchronizes the clock and which is warm-up, which can be internal or external coming from SBC.



ATLAS Pixel Detector Read-Out chain



ILROC BOC Mezzanine




The ATLAS Readable Out-Board (ROB) and Pixel Detector mezzanine chain is composed by the following components:

- Back-end chip: Pixel Read-out chip (PRC) for ILROC, PRC2 and Readable Out-Board (ROB) for Pixel Detector.
- Back-end Core (BEC) Board, responsible for handling the control interface in the detector and data from the detector, and for providing the clock to the mezzanine detector parts.
- Read-Out Driver (BOD) Board, which generates data and sends commands to the front-end mezzanine.
- TRU (Triggerable Readable TRU) Board, which translates ATLAS Level-1 Trigger system signals to Pixel addressation.

Read-Out chain overview

Comparison between old and new ROD



- 18 FPGAs
- 12 external FPGAs
- 810PPs
- Max bandwidth = 48 MB/s for Layer 2 and 60 MB/s for Layer 1
- Communication with Reference programs through VME

Summary

- 64 BODs have already been delivered to CERN.
- 14 BODs for the 1st station of IBL are currently waiting in DISAT.
- 28 BODs for Pixel Layer 2 are currently waiting in DISAT.
- 60 BODs (out of 48) for Pixel Layer 1 are currently waiting in DISAT.
- 60 BODs (Layer 1) are under test, right now and will be delivered in the year.
- ROD Firmware for IBL and Layer Pixel 2/1 is done, data taking and calibration start work. The entire software framework system during is ongoing so that the ROD code is continuously under development for a 6 monthing.
- ROD data-handling 100 MB/s for Layer 1 will be under development, then plan is to have a final test working before the end of the 2010.
- Due to optimal performance obtained, Pixel-B-Layer BOD update is considered right now.

Introduction and motivations

ROD Firmware overview

ROD components description

Comparison between old and new ROD

Read-Out chain overview

Conclusions and results

The End