



Contribution ID: 141

Type: **Poster presentation**

FPGA baseline restorer based on high-speed ADC in particle emission rate measurement system

Friday 10 June 2016 10:30 (1h 35m)

A baseline restorer has been implemented with FPGA in $2\pi\alpha$ and $2\pi\beta$ particle emission rate measurement system. The signal of the detector was digitalized by 100MHz ADCs before transferred into the FPGA. The data was transformed into first-order differential and second-order differential data flow in the FPGA for the discrimination of the baseline voltage. The original data and restored data were uploaded to the PC in real-time with only dozens of cycles' delay. Comparison was made by the plots of signal wave for both original data and restored data. And the influence to the emission rate was also discussed. Results indicated that the FPGA baseline restorer was successfully achieved with little distortion of signal wave and it made help to reduce the error counts.

Author: Mr TU, Zheng (USTC, State Key Laboratory of Particle Detection and Electronics (IHEP & USTC))

Co-authors: Mr YU, Hongwei (USTC, State Key Laboratory of Particle Detection and Electronics (IHEP & USTC)); Prof. SONG, Kezhu (USTC, State Key Laboratory of Particle Detection and Electronics (IHEP & USTC)); Mr DING, Zhiguo (USTC, State Key Laboratory of Particle Detection and Electronics (IHEP & USTC))

Presenter: Mr TU, Zheng (USTC, State Key Laboratory of Particle Detection and Electronics (IHEP & USTC))

Session Classification: Poster Session 2

Track Classification: Data Acquisition