Contribution ID: **268**   Type: **Poster presentation**

A Testbench Based On UVM Research For ABCstar

Friday 10 June 2016 10:30 (1h 35m)

As physicists want to put more and more functionalities and algorithms in frontend ASICs, the logic design (of some ASICs) becomes more complicated. A reliable, robust functional verification testbench is one of the most important part during ASIC design. The full name of UVM is Universal Verification Methodology, which based on SystemVerilog, and it split traditional verification testbench into several hierarchical functional units. It provides the best frame work to achieve coverage-derive verification(CDV). Combining automatic test generation, self-checking to identify undesired behavior, and functional coverage to measure progress and identify non-exercised functionality.

The ATLAS inner tracker detector is being completely rebuilt with an all-new all-silicon detector, which includes inner pixel detector and outer strip detector, for Phase-II upgrade. For the strip detector readout, the chip named ABCStar is under design, which digital part would include two level of buffering, several possible trigger modes, cluster identification and data formatting.

This paper presents the development of a well-constructed, robust testbench by UVM for the ABCStar digital part, including the testbench structure, functional coverage evaluation, comparison of functional results with a reference model.

Authors: CHENG, Libo (IHEP,Chinese Academy of Sciences (CN)); Prof. LIU, Zhen-An (IHEP,Chinese Academy of Sciences (CN))

Co-authors: ANGHINOLFI, Francis (CERN); ZHU, Hongbo (IHEP,Chinese Academy of Sciences (CN)); WANG, Ke (IHEP,Chinese Academy of Sciences (CN)); LU, Weiguo (IHEP,Chinese Academy of Sciences (CN))

Presenter: Prof. LIU, Zhen-An (IHEP,Chinese Academy of Sciences (CN))

Session Classification: Poster Session 2

Track Classification: Front End Electronics and Fast Digitizers