Design and test of a GBTx based board for the upgrade of the ALICE TOF readout electronics

P. Antonioli, C. Baldanza, D. Falchieri, F.M. Giorgi, A. Mati, C. Tintori

Abstract— This paper shows the results achieved with a test board that has been designed as a first step towards the upgrade of the ALICE TOF readout electronics foreseen in 2019-2020 at CERN LHC. The board features a radiation hard SERDES ASIC from CERN, named GBTx, which, in connection to the rad-hard optical transceiver VTRx, implements the newer generation optical links for many detector readout systems at LHC. The heart of the board is a commercial FPGA from Microsemi, an Igloo2 device, which is expected to cope with a moderately hostile radiation environment, as a total dose of 0.13 krads is expected in 10 years of beam collisions. The board has been extensively tested with a special attention devoted to the Igloo2-GBTx devices: a measurement of the optical link BER is presented, together with the test results obtained connecting the board to a PC using the standard ALICE DAQ board (C-RORC).

I. INTRODUCTION

During CERN LHC Long Shutdown 2 foreseen in 2018-2019, the ALICE [1] Time of Flight (TOF) readout electronics is going to be upgraded in order to cope with the target trigger rate of 200 kHz with proton-proton collisions and 50 kHz with lead-lead collisions. For this reason, the Digital Readout Module (DRM1) board [2] is currently being redesigned with improved features and more recent technologies. As a first step towards the new DRM board (named DRM2), an intermediate test board with all the newer features has been designed, realized and tested. This paper will focus on the design of the test board and the test results obtained.

The GBTx test board was born as a feasibility study to show how the GBTx ASIC [3] can be used as an interface towards the DAQ and the trigger system, thus replacing the DDL [4] and the TTCrq [5] mezzanines that were used on the DRM1, the Digital Readout Module for the TOF detector at CERN during RUN1 and RUN2. The idea is to study the main

Manuscript received May 30, 2016.

Pietro Antonioli is with INFN Bologna, Italy (telephone: +390512091023, e-mail: pietro.antonioli@bo.infn.it).

Casimiro Baldanza is with INFN Bologna, Italy (telephone: +390512095281, e-mail: casimiro.baldanza@bo.infn.it).

Davide Falchieri is with INFN Bologna, Italy (telephone: +390512095280, e-mail: davide.falchieri@bo.infn.it).

Filippo Maria Giorgi is with University of Bologna and INFN Bologna, Italy (telephone: +390512095151, e-mail: f.giorgi@unibo.it).

Annalisa Mati is with CAEN, Italy (telephone: +390584388398, e-mail: a.mati@caen.it).

Carlo Tintori is with CAEN, Italy (telephone: +390584388398, e-mail: c.tintori@caen.it).

building blocks towards the DRM2 design, which has already started

In connection to the optical transceiver VTRx [6], the GBTx allows the implementation of a 4.8 Gbps bi-directional optical link between the detector zone and the off-detector electronics zone. We are actually using just 3.2 Gbps out of the total bandwidth, since the remaining bits are used for data integrity check and error correction. In our case, the board shall sit at about 4 meters from the beam pipe and for this reason it will be exposed to an expected integrated radiation dose of 0.13 krads in 10 years and a flux of 0.26 kHz/cm² of hadrons with energy greater than 20 MeV, relevant for Single Event Upset (SEU) effects. The GBTx and VTRx are designed to be working in a much harsher radiation environment (they can cope with the Mrad dose range). The board also needs an intelligent device providing the configuration to all the interfaces, sending data and receiving triggers: we chose a Microsemi Igloo2 [7] for the purpose. Being Flash memory based, it is inherently immune to SEUs in the configuration memory. For protecting the logic and the flip-flops, we are going to implement a Triple Modular Redundancy scheme to minimize the effects of SEUs. Igloo2 devices have already been qualified for working in environments with a few krads total dose without major problems [8].

The test board also hosts an ARM processor on a mezzanine, which is already being used on the DRM1 board. Its purpose is to remotely re-program via an Ethernet link the Igloo2 FPGA when a new firmware revision is produced. However, the main slow control functions are implemented via an optical link that uses the CAEN proprietary protocol CONET. From the hardware point of view, this is realized with a commercial SFP+ transceiver connected to the Igloo2 internal SERDES.

II. BOARD COMPONENTS

The main components of the GBTx test board shown in Fig. 1 are:

- Microsemi Igloo2 FPGA (M2GL090T-FG676 device)
- CERN GBTx ASIC (4.8 Gbps SERDES)
- CERN optical transceiver VTRx (4.8 Gbps)
- Commercial SFP+ device connected to the Igloo2 internal SERDES
- A1500 (ARM processor board) mezzanine
- Cypress SSRAM (CY7C1350DG) for data buffering
- Xilinx CPLD for power supply and JTAG control
- Power supply (both switching and linear regulators)

978-1-5090-2014-0/16/\$31.00 ©2016 IEEE

III. BOARD CONFIGURATION AND CONTROL

The board components can be controlled in either of 3 ways:

NI8451:

This USB NI controller drives an I2C port used to access the 365 GBTx internal registers and the board power regulators (voltage-current), via custom I2C slave and I2C master firmware blocks on the FPGA. A custom Virtual Instrument has been designed to control these parameters via a 3-wire cable.

• A1500:

The ARM processor on the mezzanine controls the FPGA via a 16-bit data bus and a 8-bit address bus. The main usage of this link is to re-program the FPGA, but it can also be used to access the FPGA-GBTx internal buffers and registers.

• CONET2:

This is a proprietary 1.25 Gbps serial link from CAEN used as a slow control link for spying temperatures, voltages, vital parameters of the board and monitor physics data. It can also be used to access all the FPGA buffers and, in the real experiment, it is used to upload the configuration in all the readout electronics, such as the TDC cards.

IV. GBTX INTERFACE: E-LINKS

We implemented a direct parallel connection (40-bit bus in each direction) between the Igloo2 and the GBTx without any external termination (the internal termination is activated on-chip on both receiving ends). The PCB tracks have been designed avoiding vias and minimizing length skews.

GBTx register #234 was used to test the E-Links: it allows to send back to the Igloo2 the same pattern as received on the GBTx, implementing a sort of parallel loopback. This feature allowed us to fully characterize the proper behavior of the 3.2 Gbps parallel link (40 bits @ 80 MHz) using a pseudo-random pattern generator on the FPGA and then checking the received data, thus proving the compatibility between the LVDS and SLVS logic standards.

V. BER MEASUREMENTS

The 4.8 Gbps optical link has been tested using an optical loopback. The GBTx register #28 allows to send known patterns on the serial output and to compare the incoming serial line with the expected values. A pair of 8-bit counters stores the 16-bit error counter value, which can be used to measure the optical link Bit Error Rate (BER). With this method we were able to measure a BER lower than 10^{-14} using an 80m-long multi-mode optical fiber, by running the system for 30 hours without errors.

Using a 20 GS/s serial data analyzer featuring an optical input, we were able to measure the eye diagram of the serial line as reported in Fig. 2. The shape of the eye is compatible with the already measured BER.




Fig. 1. GBTx test board picture.

VI. GBTX TEST BOARD -C-RORC CONNECTION TESTS

We were able to test the data transfer between the GBTx test board and the C-RORC, the standard ALICE PCIe data acquisition board, with firmware adapted to use GBTx protocol. The bidirectional communication was tested:

- triggers (and trigger info: bunch counter and orbit number) sent from the C-RORC to the GBTx test board at fixed bunch crossing values (9 equally spaced in time during an orbit),
- event data sent from the GBTx test board upon trigger reception to the C-RORC, including the bunch number, the orbit number and a data counter payload of 100 words.

Using this configuration, we were able to connect 2 GBTx test boards to 1 C-RORC with the following performances:

- 200 kHz trigger rate,
- 270 MB/s throughput

When the PC asserts the flow control (for instance when dumping data on disk), the event rate drops down to 5 kHz without getting stuck and without introducing any data corruption.

The DATE software performs checks on the received bunch and orbit numbers and on the size of the events. No evidence of data corruption has been observed on both link directions after many hours of operation.




Fig. 2. 4.8 Gbps optical link eye.

VII. CONCLUSION

The GBTx test board allowed us to thoroughly test the GBTx-VTRx optical link features, together with the Microsemi Igloo2 device, letting us finalize the choices on how the DRM2 will look like. The board also allowed us to develop and test part of the firmware, that will also be commissioned for the DRM2 board. Furthermore, the same board will also be used to qualify, in a radiation environment, the electronic components for the final DRM2 board.

VIII. ACKNOWLEDGMENT

The authors wish to thank Filippo Costa (CERN) for developing the special C-RORC firmware for GBTx and for joining the successful system tests with the GBTx test board and the C-RORC itself.

REFERENCES

- ALICE Collaboration, "The ALICE experiment at the CERN LHC", 2008 JINST 3 S08002, 2008.
- [2] E. Scapparone (on behalf of the TOF Group), "The Time-of-Flight detector of the ALICE experiment", Journal of Physics G: Nuclear and Particle Physics, Volume 34, Number 8.
- [3] P. Leitao, S. Feger, D. Porret, S. Baron, K. Wyllie, M. Barros Marin, D. Figueiredo, R. Francisco, J.C. Da Silva and T. Grassi, "Test bench development for the radiation Hard GBTX ASIC", Journal of Instrumentation, Volume 10, January 2015.
- [4] http://alice-proj-ddl.web.cern.ch/alice-proj-ddl.
- [5] http://proj-qpll.web.cern.ch/proj-qpll/ttcrq.htm.
- [6] J. Troska, V. Bobillier, S. Detraz, S. Papadopoulos, Papakonstantinou, a S. Storey, Sigaud, Stejskal, C. Soos and F. Vasey, "Versatile Transceiver developments", 2011, Journal of Instrumentation, Volume 6, January 2011.
- [7] http://www.microsemi.com/products/fpga-soc/fpga/igloo2-fpga.
- [8] https://twiki.cern.ch/twiki/pub/FPGARadTol/InformationOfInterest/Radi ationTestingIgloo2_JAN2014.pdf