## A radiation tolerant 16 Gbps 1:16 Deservalizer for High-Energy **Physics Experiments**

Qiangjun Chen<sup>1</sup>, Cong Zhao<sup>1</sup>, Yujing Gan<sup>1</sup>, Zengtao Guo<sup>1</sup>, Liwen Yi<sup>1</sup>, Ni Fang<sup>1</sup>, Xiangming Sun<sup>1, \*</sup>, Di Guo<sup>1,\*</sup> 1. PLAC, Key Laboratory of Quark & Lepton Physics (MOE), Central China Normal University, Wuhan, China \* diguo@mail.ccnu.edu.cn, \* sphy2007@126.com





## Introduction

- ◆ The 16 Gbps 1:16 Deserializer ASIC is used to realize serial-to-parallel conversion of data, which fabricated in 55 nm CMOS technology. The Deserializer with high speed and radiation tolerant features is used as key component of data transmission system in high-energy physics experiments.
- ◆The Deserializer adopts a tree-type tap structure, consisting of an input equalizer stage, four levels of half-rate 1:2, 2:4, 4:8, 8:16 Demultiplexer (DEMUX) modules, corresponding frequency dividers, and LVDS output drivers.
- $\bullet$  The dimension of the Deserializer is 2 mm  $\times$  3.33 mm, including 58 PADs.
- The Deserializer has completed the output data logic test and eye diagram test at 10 Gbps and 13 Gbps, the total ionizing dose (TID) test

3333 µm **16 Gbps 1:16 Deserializer** 

will be performed.

## The design of Deserializer



• The Deschanzer is manny composed of 1.2 DENIOX and a divider-by-2		• In order to improve the bandwidth of the ingh-speed		
circuit.		1:2 DEMUX and high-frequency divider, and save		
◆ 1:2 DEMUX and 2:4 DEMUX are implemented by CML latches, 4:8 DEMUX	◆The 1:2 DEMUX is consist of five latches. Both	voltage margin, their latches adopt a CML structure		
and 8:16 DEMUX are realized by the CMOS latches.	high-speed 1:2 DEMUX and low-speed 1:2 DEMUX	without tail current source.		
The divider-by-2 of first stage adopted a D flip-flop (DFF) formed by two CML	use the same structure, the difference is that they are	◆The low-speed 1:2 DEMUX and low-frequency		
latches to realize, and the latter two divider-by-2 are realized by CMOS	implemented by CML latches and CMOS latches	divider use CMOS latches to minimize power		
structure.	respectively.	consumption.		
<section-header></section-header>	<complex-block></complex-block>	erConclusion100101000• The Deserializer has completed output data logic test and eye diagram at 13 Gbps input data rate.• The irradiation test of Deserializer will be carried out later.		
Power     Supply     Output data of channel 1,9,5,1	5 Curput data of channel 5,11,7,15 Eye diagram of OU 5 Dur 2021 6:53 PM File Control Setup Trigger Measure Analyze Utilities Help 22 Jun 2021 6:57 PM Acquisition is stopped. 1.0 6 GSa/s 1.00 kpts 2 0 200 mV/ 2 2 0 200 mV/ 2 0 0 0 mV/ 2 0 0 mV/ 2 0 0 0 0 mV/ 2 0 0 mV	al Measured ta output data 10110111 Acknowledgments		



Output data of channel 2.10.6.14	Output data of cha
$ \begin{array}{c} X & Y \\ A & (2) = -18.5320 \text{ ns} & 132.47 \text{ mV} \\ B &(1) = -8.6325 \text{ ns} & -25.55 \text{ mV} \\ \Delta = 9.8995 \text{ ns} & -158.02 \text{ mV} \\ 1/\Delta X = 101.0152000000 \text{ MHz} \end{array} $	Delete AII $A \longrightarrow (2) = -16.0076$ $B \longrightarrow (1) = -3.6912$ A = 12.3164 $1/\Delta X = 81.1925$
More (1 of 2)     Image: The status     <	More (1 of 2)     T     Image: Construction of the status     Status     Scales
<u>▲</u> OUTP6	<u>↓</u> OUTP8
OUTP10	OUTP12

		<u>1 0000 111</u> OUTP12	OUTP9	10110001	10110001
			OUTP5	10100101	10100101
	OUTP6		OUTP13	11011100	11011100
PCB Test Board	$\begin{bmatrix} J \end{bmatrix} \qquad \qquad$		OUTP3	11001010	11001010
		1 OUTP16 When When When When when the second with	OUTP11	10111111	10111111
16 Gbps 1:16 Deservalizer testing set up	More (1 of 2) Markers Logic Status Scales X Y Markers Logic Status Scales	More (1 of 2) Image: Construction of the second s	OUTP7	1000001	1000001
	$\begin{array}{c} A = -(2) = -18,5320 \text{ ns} & 132.47 \text{ mV} \\ B =(1) = -8.6325 \text{ ns} & -25.55 \text{ mV} \\ \Delta = -9.8995 \text{ ns} & -158.02 \text{ mV} \\ 1/\Delta X = -101.0152000000 \text{ MHz} \end{array}$	$\begin{array}{c} A \longrightarrow (2) = -16.0076 \text{ ns} & 235.06 \text{ mV} \\ B \longrightarrow (1) = -3.6912 \text{ ns} & -15.27 \text{ mV} \\ A = 12.3164 \text{ ns} & -250.33 \text{ mV} \\ 1/\text{AX} = 81.1925600000 \text{ MHz} \end{array}$	OUTP15	00000110	00000110
	Output data of channel 2,10,6,14	Output data of channel 4,12,8,16	OUTP2	00010100	00010100
• Due to the limitation of the maximum rate of the test instrument, the maximum input data rate can only up to 13Gbps			OUTP10	01111001	01111001
• Due to the minimum of the maximum rate of the test instrument, the maximum input data rate can only up to 1500ps.			OUTP6	00010110	00010110
◆Logic Test: Enter a string of determined data at 13 Gbps, and then test the output data of 16 channels.			OUTP14	01110101	01110101
			OUTP4	00111110	00111110
• Eye Diagram Test: Input a string of PRBS codes at a rate of 13 Gbps, and then test the eye diagram of each output			OUTP12	10000111	10000111
			OUTP8	00010010	00010010

**OUTP16** 01101100

01101100

◆This work is supported by the National Research Key and Development Program of China under Grant No. 2020YFE0202002. ◆This work is also supported by General Program of National Natural Science Foundation of China (Grant No. 11875145).



channel.

12th International Conference on Position Sensitive Detectors

Sunday 12<sup>th</sup> September to Friday 17<sup>th</sup> September 2021

