


# A radiation tolerant 16 Gbps 1:16 Deserializer for High-Energy Physics Experiments




Qiangjun Chen<sup>1</sup>, Cong Zhao<sup>1</sup>, Yujing Gan<sup>1</sup>, Zengtao Guo<sup>1</sup>, Liwen Yi<sup>1</sup>, Ni Fang<sup>1</sup>, Xiangming Sun<sup>1</sup>\*, Di Guo<sup>1</sup>\*  
 1. PLAC, Key Laboratory of Quark & Lepton Physics (MOE), Central China Normal University, Wuhan, China  
 \* diguo@mail.ccnu.edu.cn, \* sphy2007@126.com

## Introduction




- ◆ The 16 Gbps 1:16 Deserializer ASIC is used to realize serial-to-parallel conversion of data, which fabricated in 55 nm CMOS technology. The Deserializer with high speed and radiation tolerant features is used as key component of data transmission system in high-energy physics experiments.
- ◆ The Deserializer adopts a tree-type tap structure, consisting of an input equalizer stage, four levels of half-rate 1:2, 2:4, 4:8, 8:16 Demultiplexer (DEMUX) modules, corresponding frequency dividers, and LVDS output drivers.
- ◆ The dimension of the Deserializer is 2 mm × 3.33 mm, including 58 PADS.
- ◆ The Deserializer has completed the output data logic test and eye diagram test at 10 Gbps and 13 Gbps, the total ionizing dose (TID) test will be performed.

## The design of Deserializer




Block diagram of Deserializer


- ◆ The Deserializer is mainly composed of 1:2 DEMUX and a divider-by-2 circuit.
- ◆ 1:2 DEMUX and 2:4 DEMUX are implemented by CML latches, 4:8 DEMUX and 8:16 DEMUX are realized by the CMOS latches.
- ◆ The divider-by-2 of first stage adopted a D flip-flop (DFF) formed by two CML latches to realize, and the latter two divider-by-2 are realized by CMOS structure.




1:2 DEMUX



Divider-by-2 with CML latch structure



CML latch




CMOS latch

- ◆ The 1:2 DEMUX is consist of five latches. Both high-speed 1:2 DEMUX and low-speed 1:2 DEMUX use the same structure, the difference is that they are implemented by CML latches and CMOS latches respectively.


- ◆ In order to improve the bandwidth of the high-speed 1:2 DEMUX and high-frequency divider, and save voltage margin, their latches adopt a CML structure without tail current source.
- ◆ The low-speed 1:2 DEMUX and low-frequency divider use CMOS latches to minimize power consumption.

## Logic and eye diagram testing set up and test results of Deserializer

Input data: 1111110000001000001100001010001111001000101100111010011111010000111000100100110110101101111011000110100101101110011001010100



16 Gbps 1:16 Deserializer testing set up



Output data of channel 1,9,5,13

Output data of channel 3,11,7,15

Eye diagram of OUTP2 @812.5MHz

Output data of channel 2,10,6,14

Output data of channel 4,12,8,16

- ◆ Due to the limitation of the maximum rate of the test instrument, the maximum input data rate can only up to 13Gbps.
- ◆ **Logic Test:** Enter a string of determined data at 13 Gbps, and then test the output data of 16 channels.
- ◆ **Eye Diagram Test:** Input a string of PRBS codes at a rate of 13 Gbps, and then test the eye diagram of each output channel.

## Conclusion

- ◆ The Deserializer has completed output data logic test and eye diagram at 13 Gbps input data rate.
- ◆ The irradiation test of Deserializer will be carried out later.

## Acknowledgments

- ◆ This work is supported by the National Key Research and Development Program of China under Grant No. 2020YFE0202002.
- ◆ This work is also supported by General Program of National Natural Science Foundation of China (Grant No. 11875145).



12th International Conference on Position Sensitive Detectors  
 Sunday 12<sup>th</sup> September to Friday 17<sup>th</sup> September 2021

