



# ADVANCES IN PIXEL DETECTORS

*Tomasz Hemperek*




# Progress in semiconductor technology

**Moore's Law: The number of transistors on microchips doubles every two years** Our World in Data  
 Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important for other aspects of technological progress in computing – such as processing speed or the price of computers.



Data source: Wikipedia (wikipedia.org/wiki/Transistor\_count) Year in which the microchip was first introduced  
 OurWorldinData.org – Research and data to make progress against the world's largest problems. Licensed under CC-BY by the authors Hannah Ritchie and Max Roser.

**CMOS and CCD pixel trend lines**




<https://doi.org/10.1016/B978-0-08-102434-8.00007-6>


Name	D-OMEGA Ion	LHC1	FE-I3	FE-I4	RD53-ATLAS	?
<b>Year</b>	1991	~1996	~2005	~2011	2020	202?
<b>Technology Node</b>	3 μm	1μ	0.25 μm	0.13 μm	65 nm	28nm
<b>Chip size [mm<sup>2</sup>]</b>	8.3x6.6	8x6.35	10.8x7.6	10.2x19	20x21	?
<b>Pixel size [μm<sup>2</sup>]</b>	75x500	50x500	50x400	50x250	50x50	25x50
<b>Pixel array</b>	16x63	16x127	18x160	80x336	400x384	?
<b>Transistor count</b>	???	800k	3.5M	80M	600M	>1G

- Readout ASICs
- Monolithic detectors
- Monolithic modules
- Interconnection
- Timing detectors


Standard Hybrid



CMOS Active Hybrid




Depleted Monolithic



# Pixel Detector Readout


# Miniaturization in HEP









# TimePix4




Timepix4 with 4x300  $\mu\text{m}$  (256x256) edgeless Si sensor (August 2020)

Technology	65nm CMOS
Pixel size	55 $\mu\text{m}$ x 55 $\mu\text{m}$
Array size	512x448 (4-side abutable)
Min. threshold	< 500 e-
Timing resolution	~200ps
Max Count rate	~800 Ghits/cm <sup>2</sup> /s
Readout data rate	163 Gbps (16 x 10.24 Gbps )


→ **FPGA**



# Cordia - Continuous Readout Digitizing Imager Array




Technology	65nm CMOS
Pixel size	100 $\mu\text{m}$ x 100 $\mu\text{m}$
Frame Rate	$\geq 100$ kHz
Dynamic range	2+12bit - $10^4$ photons (12keV) - single photos sensitive
Sensors	Si, LGAD, CZT, DMAPS, ...
Readout data rate	$\sim 200$ Gbps






# Monolithic



Electronics **inside** charge collection well

- Collection node with **large fill factor** → rad. hard
- Large sensor capacitance (DNW/PW junction!) → x-talk, noise & speed (power) penalties
- Full CMOS with isolation between NW and DNW




Electronics **outside** charge collection well

- Very **small sensor capacitance** → low power
- Potentially less rad. hard (longer drift lengths)
- Full CMOS with additional deep-p implant
- **Smaller pitch**


**input capacitance vs electric field**

**power VS radiation hardness**


# Small electrode




- **TowerJazz** 180 nm CMOS CIS
- Deep Pwell allows full CMOS in pixel
- Gate oxide 3 nm good for TID
- Thickness: 18 – 40  $\mu\text{m}$
- High resistivity: 1 – 8 k Ohm-cm
- Reverse substrate bias
- **Modified process** to improve lateral depletion
- Derived from ALICE development (CERN)



ALPIDE [ALICE ITS]  
(x - 2016)



TJ-MonoPix/Malta  
(2018)





TJ-MonoPix2 / Malta2

## TJ-Monopix2:

- Size: 20 x 18 mm<sup>2</sup>
- Thickness: >50 $\mu\text{m}$
- Pixels size: 33 x 33  $\mu\text{m}^2$
- Pixel array: 512 x 512
- Timing: 25ns
- Threshold:  $\sim 150e^-$


# Large electrode



<https://arxiv.org/abs/2012.05868>




## MuPix10:

- Process: TSI 180nm
- Size: 23.1 x 20.7 mm<sup>2</sup>
- Thickness: 50um
- Pixels size: 80x80 um<sup>2</sup>
- Pixel array: 256 x 250
- Substrate: 200 Ohm-cm
- Bias: >60 – 100 V



## LF-Monopix2:


- Process: LFoundry 150nm
- Deep N-well/P-well
- Size: 19.8 x 9.5 mm<sup>2</sup>
- Thickness: 75-200um
- Pixels size: 50x150 um<sup>2</sup>
- Pixel array: 340 x 56
- Threshold: ~1000e-
- In pixel readout
- Substrate: >2000 Ω·cm
- Bias: > 250 V




### Matisse:

- Process: LFoundry 110nm
- Size: 2 x 2 mm<sup>2</sup>
- Thickness: 100-**400um**
- Pixels size: 50x50 μm<sup>2</sup>
- Pixel array: 24x24





**GJ01611 - Photon Counting**  
**16 MP**  
 Pixel Pitch: **1.1 $\mu$ m**  
 Frame rate: 30fps  
 Read noise: 0.19e-



**FIGURE 3.** A room-temperature photon-counting histogram from a single QIS jot with 20,000 reads shows clear quantization of photoelectrons. Average exposure is one photoelectron, and read noise is 0.175 e- RMS.


**3D integration + advance CMOS technology**



**for tracking binary readout and < 0.2 $\mu$ m resolution**

# Monolithic modules

# DEPFET module



**Thickness:** 75  $\mu\text{m}$



**Resolution:**  $\sim 15 \mu\text{m}$

**Pixel size:** 50x75  $\mu\text{m}$





**Readout:** rolling shutter (limited hit rate)

**Exciting but challenging sensor technology.**

## DEpleted P-channel Field Effect Transistor (DEPFET)



## iVTX: Ladder Concept







↑  
~2.5V  
+BIAS

↑ ↓  
CLK  
CMD  
DATA

- ~40 $\mu\text{m}^2$  pixel pitch
- 100-200 MHz/cm<sup>2</sup> hit rate
- ~100ns timing resolution
- Triggered readout

# Alice ITS3 / Small electrode 65nm









# Integration / Interconnection

# 3D integration

## 3D IC in HEP






## Sony's 3-layer stacked CMOS image sensor technology (2017)




**Require wafer bonding and TSV.**

# TSV Pixel Detector Modules




similar development with TimePix3




Cross section of module with 80µm thick ATLAS FE-I4 backside TSV ROC

## Transient Liquid Phase Bonding (TLPB/SLID)




- ECD Cu and Cu-Sn pads
- High melting Cu<sub>3</sub>Sn IMC
- Temperature, pressure

## Metal-Metal Direct Bonding



- ECD pads (Cu, Au, Ni)
- Planarized surfaces, pre-conditioning
- Temperature, pressure


## Metal – Oxide Hybrid Bonding




- ECD Cu pads (or Ni)
- Surface planarization (CMP)
- Surface activation (plasma)
- Room temperature bond
- Annealing step




# CMOS Passive sensors




- Multiple metal layers
- **8" wafers**
- Custom thickness: 70-300 $\mu$ m
- Custom **backside process** after wafer processing -> thin entrance window possible ( $\sim$ 20nm)
- **AC coupling** on pixel level (remove leakage current)
- **Integrate transistors** (amplifiers) in the sensor -> low-noise (multiplex multiple sensor pixels to one readout, ...)



Charge spectrum (MIP)




Hit detection Efficiency (MIP)




100 $\mu$ m thickness + RD53A



# Low-Mass Hybrids





- R/O backside redistribution layer (RDL) with contact pads
- Thinned R/O wafer with backside via last interconnection
- Bonding layer with metal-metal or capacitively coupled contacts
- Thin DMAPS sensor with contact pads and backside processing




**very small pixels, lower cost?**

# Possibilities having CMOS production


Large area (up to  $\sim 14 \times 14 \text{ cm}^2$ ) and homogenous (all pixels same size) modules



Higher resolution sensors and/or "faster" readout (rate/cm<sup>2</sup>)




Active pixel multiplexing




# ACF - Anisotropic Conductive Films

Bump bonding in specialized industry is costly / complex

- Alternative process: **Anisotropic Conductive Films (ACF)**
- **Epoxy film** for mechanical connection, embedded conductive particles for el. connection
- Mask-less sensor/ASIC **metallization**: Electroless Nickel Gold (ENIG) deposition
- In-house **flip-chip process**
- Challenge: **Optimization** of ACF material and flip-chip process for **fine pitch**




ACF interconnect scheme




● Conductive micro-particles

Cross section Timepix3 ACF assembly




ACF on Timepix ASIC





D. Dannheim, AIDAInnova April 2021

# Timing Detectors


# NA62 GigaTracker



Si planar sensor  
 Thickness: 200 $\mu$ m  
 Bias: 300-600 V




## PixTDC




single hit time resolution : 115 ps  
 track time resolution of : 65 ps



# Monolithic Timing (SiGe/CMOS)




A monolithic Silicon Planar (CACT $\mu$ S)



**Technology:** LFoundry 150nm  
**Pad size:** 1 x 1 and 1 x 0.5mm<sup>2</sup>  
**Thickness:**  $\leq$  100  $\mu$ m  
**Expected timing resolution:** <100ps

A monolithic silicon pixel in SiGe BiCMOS




**Technology:** IHP 130nm / SG13G2  
**Timing resolution:** <50ps


M. Munker, PSD 2021

# Sensors with gain

## LGAD




## AC-LGAD




Timing resolution < 30ps

## iLGAD





## DJ-LGAD



Signal gain for soft x-ray

# Altiroc2 – ATALS





Array size: 15 x 15  
 Pad size: 1.3 x 1.3 mm<sup>2</sup>  
 Timing resolution: 30ps


ETROC -> similar for CMS




# TimeSpot




Analog pixel:  $15 \times 50 \mu\text{m}^2$



## MIP in 3D-Si



$\Delta t$  (Si - MCP) Costant Fraction method





- Technology:** 28nm
- Pixel size:**  $55 \times 55 \mu\text{m}^2$
- Space resolution:**  $\sim 10 \mu\text{m}$
- Time resolution:**  $\leq 50 \text{ ps}$  per pixel
- Sensors:** Planar, 3D, LGAD

S. Cadeddu, Trento 2021

A. Lai, Hiroshima 2019

## SiGe BiCMOS




	MonPicoAD	Monolithic [2]	LGAD
<i>Time resolution</i>	<b>&lt; 5 ps</b>	46 ps	30 ps
<i>Internal Gain</i>	<b>50-100</b>	-	50
<i>Pixel size</i>	<b>100×100 μm<sup>2</sup></b>	100×100 μm <sup>2</sup>	1 mm <sup>2</sup>
<i>Technology</i>	<b>BiCMOS</b>	BiCMOS	CMOS

**Monolithic + APD/LGAD  
more to come ;-)**

# Future?

high performance data processing ( $\leq 28\text{nm}$ )





- Move to 28nm technology
- Data processing (FPGA?) part of readout chip
- Wafer level bonding is being investigated (8" sensors)
- Monolithic (DMAPS/HVMAPS) see adaption in experiments
- Monolithic 65nm technology prototyping
- Monolithic timing detectors development is ongoing
- Small pixel timing detectors are being build