




University of Glasgow | Department of  
Physics & Astronomy

# ATLAS Inner Tracker (ITk) modules

Richard Bates



# LHC timeline



- HL-LHC luminosity  $\sim 7 \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$  integrated  $\sim 3000 \text{ fb}^{-1}$

- $\sim 3.5$  times Run-3 peak luminosity
- $\sim x5$  times integrated luminosity at end of Run-3


- Increased luminosity  $\rightarrow$  Increased pile-up:

- Up to 200 pile-up events expected at the HL-LHC compared to  $\sim 48$  in current Run-3 data
- Increased pile-up compromises pattern recognition and requires higher granularity and higher readout rates

- Increased luminosity  $\rightarrow$  Increased radiation damage

- Damage scales approximately linearly with luminosity  $\sim x10$  increase

Today  $\rightarrow$  “Phase-II” upgrade of ATLAS in  $\sim 2027$




Simulated ttbar events with 200 pileup

[ATLAS public plot](#)




# ATLAS Inner Tracker (ITk)

Current Inner Detector System



Phase-II Inner Tracker (ITk)



The current inner detector system will be replaced with a new all-silicon tracking system -- ITk

- New tracker
  - Targeting the same or better performance than current Inner Detector
  - Increased granularity to maintain occupancy  $<1\%$
  - Low mass mechanics, cooling and serial powering to minimize material
  - Increased radiation hardness

# ITk Pixel detector layout


## Outer Barrel:

3 layers of flat staves and inclined rings  
 Si n-in-p planar quad modules  
 4472 quad modules, 6.94m<sup>2</sup>  
 2.3x10<sup>15</sup>n/cm<sup>-2</sup> 1.7MGy @4000fb<sup>-1</sup>

## Endcap:

3 layers of rings  
 Si n-in-p planar quad modules  
 2344 modules, 3.64m<sup>2</sup>  
 3.1x10<sup>15</sup>n/cm<sup>-2</sup> 3.5MGy @4000fb<sup>-1</sup>

- 5 layers of pixel detectors
- Layers 0-1 : Inner System (IS)
- Layers 2-4: Outer System (OS)
  - Outer Barrel (OB)
  - Endcaps (EC)



Current pixel system  
 ~92M pixels  
 ~2000 modules  
 ~1.9m<sup>2</sup> active area

ITk Pixel System  
 ~5G pixels  
 ~9,400 modules  
 ~13m<sup>2</sup> active area

Inner System *Replaced after about 1500fb<sup>-1</sup>*

2 layers of flat staves and rings


L0: 396 3D Si triplet modules and 1160 L1: n-in-p planar quad modules, 2.4m<sup>2</sup>

9.2x10<sup>15</sup>ncm<sup>-2</sup> 7.3MGy @2000fb<sup>-1</sup>


Layout described in  
[ATL-PHYS-PUB-2021-024](#)

# Simulation studies of performance

Aim for a performance as good as or better than the current inner tracker





Vertex reconstruction efficiency vs pileup density



Track efficiency in  $t\bar{t}$  events

# Material





- Material impacts tracking, radiation levels, data rates and downstream detectors such as the calorimeter.
- It is important to minimize the material.
- Reduce material using
  - CO<sub>2</sub> cooling with thin titanium pipes
  - Modules with thin Si sensors (100-150 $\mu\text{m}$ ) and FE-chips (150 $\mu\text{m}$ )
  - Serial powering of pixel modules to reduce cabling
  - Low-mass carbon structures for mechanical stability and mounting
  - Optimize number of readout cables using data link sharing




# Modules

- 1 or 4 FE chips bump-bonded to sensor
  - Quad modules: 4 FE-chips bonded to 1 sensor
  - Triplet module: 1 FE-chip bonded to 1 sensor
- Cu-Kapton flex hybrid glued to sensor
  - Flex provides connections for power, DCS and data
- Mix of materials with different coefficients of thermal expansion make the module design challenging
  - Modules assembled at.  $+20^{\circ}\text{C}$ , but lowest module temperature can be  $-45^{\circ}\text{C}$  in the experiments
  - Difference in CTE between Cu and Si leads to thermal stress on the bumps
  - Amount of Cu needs to be carefully balanced between low power requirements and thermal stress on the bumps
  - Qualify bump-strength of solder-based bumps after 100 thermal cycles ( $-55^{\circ}\text{C}$   $+60^{\circ}\text{C}$ ) for different vendors
  - Good results from qualification, being followed up in the pre-production
  - Indium bumps needs further evaluation






Quad module



Triplet module

# Module Flavors: Quads

- Quad modules on L1-4
    - L1: 100 um thick sensor
    - L2-4 150 um thick sensor
- } Slightly smaller in x & y for the L1 modules
- EC modules
  - OB modules with wire bond protection canopy







# Module Flavors: IS

- Pseudo-triplet modules for L0
  - 3 single bare modules glued to triplet hybrid


**Linear Triplet:**  
12 L0 staves x 8 triplets = 96



**R0 Coupled-ring Triplet:**  
30 rings x 6 triplets = 180



**R0.5 Intermediate-ring Triplet:**  
12 rings x 10 triplets = 120




# Module Production Numbers

Item	Pre-production	Production	Installed	Yield factor
<b>Module hybrids</b>	<b>839</b>	<b>12370</b>	<b>8372</b>	
L0 – Stave	10	141	96	1.46
L0 – Coupled Rings	18	264	180	1.46
L0 – Endcap Rings	12	176	120	1.46
Common Quad Hybrids	799	11789	7976	1.48
<b>Assembled Modules</b>	<b>849</b>	<b>12011</b>	<b>8372</b>	
L0 – Stave	10	141	96	1.47
L0 – Coupled Rings	18	264	180	1.47
L0 – Endcap Rings	12	176	120	1.47
L1 Quad	120	1690	1160	1.46
L2-L4	683	9740	6816	1.43

Yields from MoU/BoE document and may change


# Overview




Bare Module




Quad Hybrid



Assembly




Testing








# Quality Control




# Sensors

- Improve radiation hardness by:
  - Using thin planar sensor 100+150 $\mu\text{m}$  thickness
  - Use 3D sensors in inner layer


Irradiated 3D 25x100mm<sup>2</sup> & 50x50 $\mu\text{m}^2$  module with ITkPixV1.1 readout irradiated to  $1 \times 10^{16} n_{\text{eq}}/\text{cm}^2$



## Planar silicon




## 3D sensors




Planar preproduction complete and 3D close to completion

# Hybridization


- Number of modules requires 4 hybridization vendors to meet the needed capacity
- Technical issues
  - Dicing of FE-chips can lead to chipping and debris
  - flip-chip of multiple FE-chips to a sensor has caused problems for some vendors
  - Handling the bow of sensors during flip-chip
- Currently, approximately 380 quad modules and 100 3D single modules delivered for technical evaluation and module pre-production




Cross-section of sensor & FE-chip connection



Solder bumps



laser pre-grooving and dicing




blade dicing



# FE-chip: ITkPixV2






- RD53 Collaboration: joint R&D for ATLAS and CMS ASIC in TSMC 65nm
- Main features for ATLAS
  - 65nm technology, 152800 pixels per chip, 50x50  $\mu\text{m}^2$  pitch
  - Tracking in dense environments
    - Low threshold operation
    - Cluster charge readout using Time over Threshold
  - Radiation environment
    - Sensor leakage current compensation
    - SEE hardening
  - 1.28Gb/s data rates
    - 4 data links per chip at 1.28 Gb/s
    - data compression
  - Optimization of services
    - Merging of chip data in module
    - Integrated shuntLDO regulator for serial powering
- Final chip ITkPixV2 submitted March 2023
  - Wafer probing yield around 90% based on first 100 wafers

Wafer probing yield map




131 chips per wafer  
 Probing of full wafer takes about 24hrs  
 Yield map based on test of power, digital and analog functionality

# Local Supports









- Local supports provide stable low-mass supports for modules and services
- Critical element is interface between module and cooling pipes
- Production of parts underway



# Loaded Local Supports and System test

- Outer barrel module loading and system tests
  - RD53 prototype modules loaded on to cells and thermally tested mounted onto local supports system test
  - Performance of modules monitored through the loading process
  - Work on system tests preproduction items in progress





# Summary

- The ATLAS ITk Pixel detector has been designed to operate in the challenging HL-LHC environment and maintain the performance of the current tracking system
  - Increased radiation hardness
  - Maintain pixel hit occupancy at 1% by increasing granularity
  - Low mass achieved using carbon based mechanics, serial powering and data merging
- The project is now in pre-production
  - Large scale production brings a new set of problems as more sensitive to rare problems
- Moving from development of individual items system level tests
  - Loaded local support system tests are underway, excellent testbed for integration issues



Thank you for your time



# Status of the project


Project Stages

Currently

Completion  
in 2027

Tenders for major components:

- Planar sensors
- 3D sensors
- FE chips
- Module hybridisation
- Power supplies



Area	PDR	Prototyping	FDR	Preproduction	PPR	Production
Planar Si sensors	Complete	Ongoing	Ongoing	Ongoing	Upcoming	Upcoming
3D Si sensors	Complete	Ongoing	Ongoing	Ongoing	Upcoming	Upcoming
FE-ASIC	Complete	Ongoing	Ongoing	Ongoing	Upcoming	Upcoming
Hybridisation	Complete	Ongoing	Ongoing	Ongoing	Upcoming	Upcoming
Module assembly	Complete	Ongoing	Ongoing	Ongoing	Upcoming	Upcoming
On-detector services	Complete	Ongoing	Ongoing	Ongoing	Upcoming	Upcoming
Off-detector services	Complete	Ongoing	Ongoing	Ongoing	Upcoming	Upcoming
Data Transmission	Complete	Ongoing	Ongoing	Ongoing	Upcoming	Upcoming
Bare Local Supports	Complete	Ongoing	Ongoing	Ongoing	Upcoming	Upcoming
Loaded Local Supports	Complete	Ongoing	Ongoing	Ongoing	Upcoming	Upcoming
Global Mechanics	Complete	Ongoing	Ongoing	Ongoing	Upcoming	Upcoming
Integration	Complete	Ongoing	Ongoing	Ongoing	Upcoming	Upcoming
Power supplies	Complete	Ongoing	Ongoing	Ongoing	Upcoming	Upcoming
	Complete		Ongoing		Upcoming	