

# Circuits and Layouts


|

# Overview


- **Introduction, definitions**
- **Layout and interconnects in IC technology**
- **Transistor MOS layouts**
- **Passive components layouts**

# Introduction

- IC (integrated circuits) single silicon chip that includes active and passive interconnected devices to implement complex operations (analogue, digital)
- Planar technology: the processing steps are implemented in a thin layer of the surface of the chip
- Fabrication of chip is an extremely complex process, requiring several steps of atomic precision




First planar IC patent, 1961





# Layouts and interconnects



- The processing steps involved in fabricating transistors and their immediate interconnect is called **Front-End-Of-Line (FEOL)**
- That includes implantation, oxide growth, diffusion and first metal layer deposition
- Interconnecting all the devices together with higher metals is the **Back-End-Of-Line (BEOL)**
- As the number of transistors on chips grew, it became impossible to make all connections in a single layer
- Added additional vertical levels of interconnects
- Simpler IC might have a few metal layers, complex ICs exceed 10 layers
- Taking into account inflation, for the same price, one can buy, in 2026, an AMD Ryzen 5 5600 CPU 6-core/12-thread "Zen 3" desktop processor (7nm) offering 3.5 GHz base clock, which has **4.15 billion** transistors.



*First commercial IC, Fairchild Semiconductor, 1961. A Flip-Flop circuit, using 4 transistor. Initially sold at 120 USD.*


1. N-Si substrate polishing ( $80 \mu\text{m} \pm 5 \mu\text{m}$ )
2. Oxidation (wet oxide  $8000 \text{ \AA}$ )
3. MASK 1 (Isolation)
4. Wet etch oxide
5. Boron Deposition and Drive-in
6. MASK 2 (Base and P-Resistor)
7. Boron diffusion ( $\sim 6000 \text{ \AA}$  oxide,  $\sim 150 \Omega/\text{sq}$ )
8. MASK 3 (Emitter and Collector Contacts)
9. Phosphorus Deposition and Drive-in ( $\sim 2 \Omega/\text{sq}$  and  $X_j \sim 1.4\text{-}1.6 \mu\text{m}$ )
10. Resist (front side)
11. Wet etch oxide (back side only)
12. Vacuum Evaporation of Gold on the back side ( $\sim 400 \text{ \AA}$ )
13. Gold Diffusion ( $\sim 1050^\circ\text{C}/\sim 15 \text{ min}$  with fast cool)
14. MASK 4 (Contacts)
15. Evaporate Aluminum (front side,  $0.01 \Omega/\text{sq}$ )
16. MASK 5 (Metal)
17. Wet etch metal (25% solution of sodium hydroxide)
18. Metal alloying ( $\sim 600^\circ\text{C}/\text{Argon}$ )

*Original Planar process flow (from Fairchild Semiconductor)*




# Layout and interconnects

- Various levels of interconnects are present in modern ICs:
  - **Metal 1**, for short local interconnects
  - **Intermediate**, to connect devices within blocks
  - **Global interconnects**, for long, low resistivity connections, including power, grounds
- Various levels are connected by vias and separated by dielectrics



## Layout and interconnects

- **Interconnects** and their **layouts** are of increasing importance as the feature size of circuit elements become smaller
- **Delay times** of interconnect transmission line



$$R = \rho \frac{L}{WH}$$

$$C_{ox} = \epsilon_{ox} \epsilon_0 \frac{WL}{t_{ox}}$$


$$C_I = \epsilon_{ox} \epsilon_0 \frac{HL}{L_s}$$

$$C_{tot} \cong C_I + C_{ox}$$

$$\tau_I \cong \epsilon_{ox} \epsilon_0 \rho \frac{L^2}{WH} \left( \frac{W}{t_{ox}} + \frac{H}{L_s} \right)$$

## Layout and interconnects

- As the technology size decreases:
  - $W$ ,  $L_s$  and  $H$  decrease
  - $t_{ox}$  decrease at  $\sim$  the same rate as  $W$  and  $H$  i.e. by a scaling factor  $\lambda$
  - The distance  $L$  for local interconnect decreases as the sized of devices gets smaller ( $\sim \lambda$ )
  - Time delay  $\tau_{iloc}$  **for local interconnect** remains  $\sim$  constant or slightly decreases




$$\tau_i \cong \epsilon_{ox} \epsilon_0 \rho \frac{L^2}{WH} \left( \frac{W}{t_{ox}} + \frac{H}{L_s} \right)$$

$$\tau_{iloc} \propto \epsilon_{ox} \epsilon_0 \rho \frac{\lambda^2}{\lambda^2}$$

## Layout and interconnects

- As the technology size decreases:
  - Area  $S$  of the die tends to increase
  - Length of global interconnect increases  $\sqrt{S}$
  - Time delay  $\tau_{igIo}$  for **global interconnect** tends to increase




*Projected delay issues of global regular wire compared to gate delay with technology scaling*  
Source: A Survey of Emerging Interconnects for On-Chip Efficient Multicast and Broadcast in Many-Cores, February 2016, IEEE Circuits and Systems Magazine 16(1):58 - 72

$$\tau_{igIo} \cong \varepsilon_{ox} \varepsilon_o \rho \frac{S}{\lambda^2}$$

## Layout and interconnects

- Time delay  $\tau_{iglo}$  for **global interconnect** tends to increase as the technology size decreases
- **Different materials** can be used for the interconnect to reduce  $\rho$  and  $\epsilon$



The global interconnect delay vs. technology node for standard and advanced materials


source: 3D Integration Technologies – An Overview, Chanchani, R. (2009)

$$\tau_{iglo} \cong \epsilon_{ox} \epsilon_o \rho \frac{S}{\lambda^2}$$

## Layout and interconnects

- Reducing  $\rho$  has been achieved by using Cu instead of Al (**Damascene\*** process)
- Reduce  $\epsilon$  is more challenging: **low-K** dielectrics can be obtained using F-doped oxides and other dopants, but the resulting dielectric shows poorer quality
- Air gaps** are also used ( $\epsilon = 1$ ) in some locations in <10 nm nodes

\*from ancient sword making technique in **Damascus**, Syria



*Dual Damascene process. An additional metal barrier (W) is deposited first to avoid Cu contamination of Si. Cu deposited by electroplating. CMP is needed as Cu does not plasma etch<sup>[1]</sup>.*


Properties	SiO <sub>2</sub>	FSG	Dense low-k (OSG)	Porous low-k
Density (g/cm <sup>3</sup> )	2.2	2.2	1.8-1.2	1.2-1.0
Dielectric constant (k)	4	3.5-3.8	2.8-3.2	1.9-2.7
Modulus (Gpa)	55-70	~50	10-20	3-10
Hardness (GPa)	3.5	3.36	2.5-1.2	0.3-1.0
CTE (ppm/K)	0.6	-0.6	1-5	10-18
Thermal Conductivity (W/mK)	1.0	1.0	~0.8	0.26
Porosity (%)	NA	NA	<10	25-50
Average Pore Size (nm)	NA	NA	<1.0	2.0-10
Breakdown Field (MV/cm)	>10	>10	8-10	<8

*Low- dielectrics have been used for < 100 nm nodes. Reliability issues with very low k-dielectrics*

<sup>[1]</sup>C. K. Hu and J. M. E. Harper, *Copper Interconnections and Reliability*, Mater. Chem. Phys., vol. 52, p. 5-16, 1998.

## Layout and interconnects


- Another way to reduce the interconnect delay is to use pass transistors (or **repeaters**)
- A long interconnect  $L$  is broken into  $n$  shorter lines, with the delay of each section reduced quadratically
- A small repeaters' delay  $\tau_g$  reduces the global delay  $\tau_{igIo}$
- The repeater solution increases the occupied area and the power consumption



A long interconnect line  $L$  is broken into  $n$  segments, each of length  $L/n$

$$\tau_{igIo} \cong \varepsilon_{ox} \varepsilon_o \rho \frac{L^2}{\lambda^2} \quad \tau_{gIo} \cong \varepsilon_{ox} \varepsilon_o \rho \frac{1}{\lambda^2} \left( \frac{L^2}{n^2} \right) n + n \tau_g$$



$$n \tau_g < \varepsilon_{ox} \varepsilon_o \rho \frac{1}{\lambda^2} L^2 \left( 1 - \frac{1}{n} \right)$$



Global interconnection delay and repeaters vs. node  
 (source: <http://www.monolithic3d.com/3d-ic-edge1.html>)



# MOS transistor layout

- Very often standard silicon wafers are P type and devices, including MOS transistors, are implemented in them
- This stems from the fact that NMOS are intrinsically faster than PMOS ( $e^-$  mobility higher than  $h^+$ )
- Fastest NMOS is obtained from high resistivity (low doping) P substrate rather than lower resistivity (higher doping) P well



# MOS transistor layout

- In **digital circuits**, the transistors are normally designed with minimum size, to increase density of functions/storage /area
- In **analog circuits** a large **form factor**  $\beta = W/L$  is required, to increase the transconductance  $g_m$




$$I_{D,sat} = \frac{\mu_p \cdot C_{ox}}{2} \cdot \frac{W}{L} \cdot (V_{GS} - V_T)^2$$


$$g_m = \frac{\partial I_{DS}}{\partial V_{GS}} = \mu C_o \frac{W}{L} (V_{GS} - V_T)$$

## MOS transistor layout

- In the layout of **analog transistors** the form factor is crucial as it determines  $g_m$  (straight structures preferable)
- However, a big value of  $W$  might increase Gate resistance/capacitance
- Special layout solutions in analog design:
  - multi-finger structure



Single finger




$$L_{\text{eff}}=L, W_{\text{eff}}=2W$$

Two fingers:  $W$  are summed  
Capacitance  $\times 2$   
Resistance  $/2$   
To first approx.,  $RC$  remains  
the same as in single finger

## MOS transistor layout

- Multi finger structures decrease the Gate resistance but increase the parasitic effects (drain-gate coupling, gate to substrate)
- Special structure (Waffle structure) used for RF CMOS applications



$$\left(\frac{W}{L}\right)_{\text{WAFFLE}} = N_A \frac{W'}{L'} + N_B (0.55871)$$

$$N_A = N_R \cdot (N_C + 1) + N_C \cdot (N_R + 1)$$

$$N_B = N_R \cdot N_C$$

P. Vacula 1,2, M. Husák, M. 2013

Waffle MOS channel aspect ratio calculation with Schwarz-Christoffel Transformation

# MOS transistor layout

- Typical figures of CMOS process vs. size
- Scaling down does not imply improvements in device characteristics of the same factor


CMOS Tech. min. size L	180 nm	130 nm	90 nm	65 nm	45 nm
$V_{DD}$ (V)	1.8	1.2	1.0	0.9	0.8
$g_m$ (mS/ $\mu\text{m}$ )	0.55	0.85	1.01	1.45	1.65
$A_v = g_m/g_{ds}$ (V/V)	19.5	13.1	8.5	7.8	7.1
$C_{GS}$ (fF/ $\mu\text{m}$ )	1.37	1.06	0.82	0.55	0.45
$C_{GD}$ (fF/ $\mu\text{m}$ )	0.45	0.42	0.39	0.34	0.31
$f_T$ (GHz)	50	90	128	160	226
$NF_{min}$ (dB)*	> 0.5	0.5	0.33	0.2	< 0.2

\*Estimated at 2 GHz for the NMOS devices in [2].


PARAMETER	0.8 $\mu\text{m}$		0.5 $\mu\text{m}$		0.25 $\mu\text{m}$		0.18 $\mu\text{m}$	
	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS
$t_{ox}$ (nm)	15	15	9	9	6	6	4	4
$C_{ox}$ (fF/ $\mu\text{m}^2$ )	2.3	2.3	3.8	3.8	5.8	5.8	8.6	8.6
$\mu$ ( $\text{cm}^2/\text{V}\cdot\text{S}$ )	550	250	500	180	460	160	450	100
$\mu C_{ox}$ ( $\mu\text{A}/\text{V}^2$ )	127	58	190	68	267	93	387	86
$V_t$ (V)	.7	-.7	.7	-.8	.43	-.62	.48	-.45
$V_{DD}$ (V)	5	5	3.3	3.3	2.5	2.5	1.8	1.8
$V_A'$ (V/ $\mu\text{m}$ )	25	20	20	10	5	6	5	6
$C_{ov}$ (fF/ $\mu\text{m}$ )	.2	.2	.4	.4	.3	.3	.37	.33

## Passive components layout


- Integrated **Capacitors** are normally obtained by structures close to the silicon substrate
- Three type of capacitors:
  - **MOS** (Metal Oxide Semiconductor)
  - **MiM** (Metal Insulator Metal)
  - **MoM** (Metal Oxide Metal) use interdigitated capacitors formed by metal layers



*MOS capacitor: capacitance values changes with voltage, small area*



*MIM use different layers of metal and interposed dielectric to form a capacitor. Similar to plate capacitor, good stability but require additional masks*



*MOM use interdigitated capacitors formed by metal connections, placed in close proximity – preferred choice for advanced CMOS, also no additional mask required*

# Passive components layout


- Typical values of capacitance
- Typical dielectric layers are SiO<sub>2</sub> or Si<sub>3</sub>N<sub>4</sub>
- Use of high k materials is common in more advanced CMOS technologies

	0.8μm		0.5μm		0.25μm		0.18μm	
PARAMETER	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS
$t_{ox}(nm)$	15	15	9	9	6	6	4	4
$C_{ox}(fF/\mu m^2)$	2.3	2.3	3.8	3.8	5.8	5.8	8.6	8.6

$$C = \frac{\epsilon_0 \epsilon_r}{t_{ox}} WL$$

$$t_{ox} = 4 \text{ nm}$$

$$C = 8.6 \text{ fF}/\mu m^2$$



*MIM/MOMs parasitic*

$$C_{t,p} = 0.1 \% C$$


$$C_{b,p} = 1 \% C$$

## Passive components layout

- Integrated **Resistors** are normally obtained by thin strips of resistive layers
- Insulation from surrounding achieved by oxide layers or reversed biased junctions

## Resistors

- **Diffused and/or implanted resistors.**
- **Well resistors.**
- **Polysilicon resistors.**
- **Metal resistors.**
- **Thin film resistors**



$$Nwell: \rho_{\blacksquare} \sim 1 \text{ k}\Omega/\blacksquare$$

$$Poly: \rho_{\blacksquare} \sim 10 \Omega/\blacksquare$$

$$Metallic: \rho_{\blacksquare} \sim 0.1 \Omega/\blacksquare \quad R = \rho_{\blacksquare} \frac{L}{W}$$

## Passive components layout

- Integrated **Inductors** are obtained by different layout of metal layers
- Used in some RF CMOS applications




Fig 1 – Inductor typical layout






Fig 2 – Inductor model

Yishay, Roee Ben et al. "High performance MEMS 0.18 $\mu$ m RF- CMOS inductors." 2008 IEEE International Conference on Microwaves, Communications, Antennas and Electronic Systems (2008): 1-7.



E.G. Villani, et al., A monolithic 180 nm CMOS dosimeter for In Vivo Dosimetry medical application, Radiation Measurements, Volume 71, 2014, Pages 389-391, ISSN 1350-4487, <https://doi.org/10.1016/j.radmeas.2014.07.007>.

**Thank you**

giulio.villani@stfc.ac.uk

- Layouts and interconnects in IC
  - FEOL and BEOL different characteristics
  - Interconnect delays and ways to mitigate them
- Transistors layouts in IC
- Passive components layouts in IC