

Characterization of monolithic CMOS pixel matrices with various pitch fabricated in a 65 nm process



PICSEL

Ziad EL BITAR
On behalf of ALICE ITS3



C4PI-Platform

Outline

- Motivations for TPSCo 65 nm technology
- First submission in TPSCo 65 nm CIS process
- Doping variants and experimental set-up
- Impact of process modification on sensor performances
- Impact of pixel pitch on sensor performances
- Summary

Motivations for exploring the TPSCO 65 nm process

ECFA recognizes the need for the experimental and theoretical communities involved in physics studies, experiment designs and detector technologies at future Higgs factories to gather. **ECFA supports a series of workshops** with the aim to **share challenges and expertise, to explore synergies in their efforts** and to respond coherently to this priority in the European Strategy for Particle Physics (ESPP).

Goal: bring the entire e^+e^- Higgs factory effort together, foster cooperation across various projects; collaborative research programmes are to emerge

[K. Jakobs, FCC Physics Workshop, Feb 2022](#)

Important similarities



Spatial resolution requirement



- Higgs Factories : 3 μm
- Alice ITS3 : 5 μm

- Low material budget : 0.05 to 0.15 % X_0 per layer
- Low Power consumption (< 100 mW/cm²) compatible with air cooling.


[J. Baudot, 2nd AIDANOVA annual meeting, 2023](#)

TPSCo 65 nm: benefits & specificities

- Benefits : 65 nm vs 180 nm
 - Better spatial resolution due to smaller feature size
 - Larger wafers : 300 mm vs 200 mm => final sensor : 27x9 cm²
 - Lower power supply : 1.2 V vs 1.8 V => Low power consumption
 - Lower material budget : thinner sensitive layer ($\sim 10\mu\text{m}$)
- Provides 2D stitching
- 7 metal layers
- Process modifications for full depletion:
 - Standard (no modifications)
 - Modified (low dose n-type implant)
 - Modified with gap (low dose n-type implant with gaps)





<https://doi.org/10.1016/j.nima.2017.07.046>



<https://iopscience.iop.org/article/10.1088/1748-0221/14/05/C05013>

ALICE detector LS3 upgrade: ITS2 (180 nm) → ITS3 (65 nm)

[R. Ricci, PSD 2023](#)



ITS2:


[\(S.Beolé, iWoRiD 2022\)](#)

- 7 layers of MAPS
- TJ 180 nm CMOS
- 12.5 Giga pixels
- Pixel size: $27 \times 29 \mu\text{m}^2$
- Water cooling
- **0.3 % X_0 / inner layer**

ITS3

[\(M. Šuljić, iWoRiD 2023\)](#)

- 4 outer layers of ITS2
- 3 new fully cylindrical inner layers
 - Sensor size up to $27 \times 9 \text{ cm}$
 - Thickness $\leq 50 \mu\text{m}$
 - No FPCs
 - Air cooling in active area
- **0.05 % X_0 / inner layer**





ALICE – general purpose detector at LHC:

- Tracking (100 MeV/c – 100 GeV/c)
- Particle identification: π , K, p, e (0.1 – 50 GeV/c)

CE65 : Circuit Exploratoire 65 nm

- 2 matrix sizes
 - 64×32 with 15 μm pitch
 - 48×32 matrix with 25 μm pitch
- Rolling shutter readout (50 μs integration time)
- 3 in-pixel architectures:
 - AC-coupled amplifier
 - DC-coupled amplifier
 - Source follower
- 4 chip variants:
 - **Standard process 15 μm pitch**
 - Modified process 15 μm pitch
 - **Modified process with gaps 15 μm pitch**
 - Standard process 25 μm pitch
- Fabrication in September 2021
- Presented results from CERN PS beam test : May 2022



CE65 variants


Variant	Process	Pitch	Matrix	Sub-matrix
CE65-A	std	15 μ m	64 \times 32	AC/21, DC/21, SF/22
CE65-B	mod_gap	15 μ m	64 \times 32	AC/21, DC/21, SF/22
CE65-C	mod	15 μ m	64 \times 32	AC/21, DC/21, SF/22
CE65-D	std	25 μ m	48 \times 32	AC/16, DC/16, SF/16

Pixel pitch impact was evaluated on standard process only

Prevent circuitry's nwells from collecting charge

To obtain a full depletion

To overcome the weak electric field near the edges



Experimental beam test setup

Telescope:

Reference Arms : 4 ALPIDE planes for track reconstruction

DUT : CE65

TRG : DPTS

Test beam:

May 2022 at CERN-PS

Support provided by Alice Collaboration

4 frames for
each event



Pedestal map
Noise map




Calibration file

Data acquisition:
EUDAQ2

Event reconstruction
algorithm and data analysis
framework:
Corryvreckan

Noise run-Beam run:
correlated double sampling
method (**CDS**)



Corrvreckan analysis parameters (A & D, HV = 10)

- **Tracking**: spatial cut at $80\mu m$ and $\chi^2/Ndf < 1$ and for DUT association
- **Clustering**: Set 2 Thresholds and calculate position by **centre of gravity** for 3x3 window around the seed

SF: seeding charge > 150 ADCu , SNR>3

AC: seeding charge > 500 ADCu, SNR>3

DC: seeding charge > 500 ADCu, SNR>3




Prepared pedestal and noise maps


- **Edge**: only use cluster containing **3x3 pixels**, and drop track with interception at **2 pixels** to DUT edge.
- **Seeding method**: **multi** (probability of having multiple clusters per event)

Process modification impact

S. Senyukov, iWoRiD 2022




Standard




Modified with gap

Modified process effective for depletion




Cluster charge is not affected by process modification




Seed charge is affected by process modification

Pixel pitch impact




A




D

Cluster charge

Entries (normalised)





Pixel pitch evaluation for standard process only





Seed charge

- Seed peaks




Charge sharing

- 4 pixels contain all cluster charge for AC submatrix in A4-15um where it needs 5-6 pixels for D4-25um.
- Seed pixel contains: **more** than 60% in average for A4
a little bit **less** than 60% in average for D4




Detection efficiency



Chip : CE65 (MLR1)
Process : std-A (split 4) -15 μm
 $V_{\text{sub}} = V_{\text{pwell}} = 0 \text{ V}$
 $I_{\text{mat}} = 5 \text{ mA}$, $I_{\text{col}} = 100 \mu\text{A}$, $V_{\text{offset}} = 0.4 \text{ V}$
AC amp.: HV = 10 V, $I_{\text{pmos}} = 1 \mu\text{A}$
DC amp.: $I_{\text{pmos}} = 1 \mu\text{A}$
SF : $I_{\text{nmos}} = 1 \mu\text{A}$, $V_{\text{reset}} = 3.3 \text{ V}$


--- 99% Efficiency
+ AC
+ DC
+ SF



Chip : CE65 (MLR1)
Process : std-D (split 4) -25 μm
 $V_{\text{sub}} = V_{\text{pwell}} = 0 \text{ V}$
 $I_{\text{mat}} = 5 \text{ mA}$, $I_{\text{col}} = 100 \mu\text{A}$, $V_{\text{offset}} = 0.4 \text{ V}$
AC amp.: HV = 10 V, $I_{\text{pmos}} = 1 \mu\text{A}$
DC amp.: $I_{\text{pmos}} = 1 \mu\text{A}$
SF : $I_{\text{nmos}} = 1 \mu\text{A}$, $V_{\text{reset}} = 3.3 \text{ V}$

--- 99% Efficiency
+ AC
+ DC
+ SF

Residual




Summary

- Charge sharing is more significant in larger pitch pixel (standard process) : diffusion dominate depletion (D vs A)!
- As expected, better resolution is achieved for the pixel of 15 μm (w.r.t. 25 μm : ~ 1 μm improvement).
- Ongoing work on efficiency evaluation confirms the trend of the charge sharing w.r.t pixel pitch.
- **Approval of TPSCo 65 nm technology for HEP is on the rails !**


On going and future work

- ER1 :
 - ✓ Submitted end 2022.
 - ✓ Received last month (August 2023) and first tests on going.
- Various pitch sizes : 18 and 22 μm .
- Diode arrangement and its impact on share sharing (AC pixel).



Acknowledgement

This project has received funding from the European Union's Horizon 2020 Research and Innovation programme under:

- GA no 101004761  AIDA
innova
- GA no 871072  eurizon
European network
for developing new horizons for RIs

- ALICE collaboration and ITS3 project
- CERN EP R&D on experimental technologies program and collaborators, WP 1.2
- IPHC : J. Baudot, G. Bertolone, A. Besson, S. Bugiel *(now CERN), G. Claus, C. Colledani, A. Dorokhov, Z. El Bitar, X. Fang, M. Goffe, Y. Hou *(also CCNU Wuhan), C. Hu-Guo, A. Kumar, K. Jasskelainen, F. Morel, H. Pham, S. Senyukov, H. Shamas, J. Soudier, I. Valin, Y. Wu **(also USTC)
- CTU: P. Staneck, L. Tomasek
- EZH: K. Gautam, A. Ilg, A. Macchiolo, G. Marchiori, E. Ploerer

