

# LHCb VELO upgrade 2 readout

Oscar Augusto de Aguiar Francisco On behalf of the LHCb VELO upgrade 2 groups Position Sensitive Detectors University of Oxford September 3-8, 2023

# LHCb Upgrade 2 Schedule

Current: Upgrade I being finalised/commissioning

2017: Expression of interest2018: Physics case2022: Framework Technical designreport

2021-2024: Research and Development phase 2024: Technical design reports 2025-2026: LHCb Upgrade Ib 2025-2030: (R&D+) Production phase 2032: LHCb Upgrade II / Start of Run 5



# LHCb Upgrade II



Oscar Augusto

# LHCb VELO Upgrade 1

#### Modules key features

- The closest distance to LHC beam will be 5.1 mm
- Very high  $(8 \times 10^{15} \text{ neq/cm}^2)$ and non-uniform radiation  $(^rr^{-2})$
- Vacuum operation
- ASIC power dissipation ~1W/cm2
- Silicon microchannels CO<sub>2</sub> evaporative cooling <u>J.NIMA.2022.166874</u>
  - Sensor temperature < -20°C to mitigate radiation damage
    More details on Pawel's Talk on Monday



#### 07/09/2023



# Pile-Up challenge (VELO U2)



The time resolution of 20 ps per track (50 ps per hit) restores the upgrade 1 detector performance

Oscar Augusto

# LHCb VELO Upgrade 2 (time resolution)

 $\sigma_t$ (hit) - required to be < 50ps due to the track reconstruction efficiency.

$$\sigma_{t}^{2} = \sigma_{Landau}^{2} + \sigma_{distortion}^{2} + \sigma_{jitter}^{2} + \sigma_{TDC}^{2}$$

Sensor contribution

 $\begin{aligned} &\sigma_{Landau} & \text{- fluctuations along the particle path, depends} \\ &\text{on the sensor thickness and integrated signal charge} \\ &\sigma_{distortion} \text{- non-uniform weighting field and non-saturated} \\ &\text{drift velocity in the sensor} \end{aligned}$ 

 $\sigma_{jitter}$   $\,$  - signal to noise ratio can be improved with on sensor gain

Sensor contribution evaluated to be of order of  $\lesssim 40$  ps (<u>3D trench sensor</u>, <u>Planar 50um sensors</u>, <u>LGADs</u>)

ASIC contribution

 $\sigma_{jitter}$ - it can be improved with a faster amplifier rise (ASIC)

 $\sigma_{TDC}$  - depends on Time-to-Digital Converter implementation in the ASIC

Timepix4 has a 200ps TDC (200ps/ $\sqrt{12} \Rightarrow \sigma_{TDC} \sim 60$ ps).

#### ASIC R&D is needed.

## LHCb VELO Upgrade 2 (R&D)

scenario $S_A$	scenario ${\cal S}_B$
$\leq 55$	$\leq 42$
$256 \times 256$	$335 \times 335$
$\leq 30$	$\leq 30$
$\leq 1$	$\leq 1$
> 24	> 3
6	8
9	9
1.5	1.5
23	14
$\leq 500$	$\leq 500$
> 350	> 40
< 29	< 250
> 250	> 94
	scenario $S_A$ $\leq 55$ $256 \times 256$ $\leq 30$ $\leq 1$ > 24 6 9 1.5 23 $\leq 500$ > 350 < 29 > 250

Challenging!

doable

## Lessons learnt from the Timepix4 design

#### R. Ballabriga et al



Larger signals improves the time resolution (sensor technology)

Larger pixels increases the capacitance (noise increase)

Very small pixels limits the current for the transistor (decreases rise time)

Smaller capacitance improves the time resolution

Why not more power? Vacuum operation and maximum sensor temperature (cooling)



## R&D efforts

### TimeSpot (14 INFN sites)

28 nm CMOS First submission (single test-cells) Second submission of the ASIC (32x32 pixels, 55 um pixels)

Manufactured and tested



The test-bench PCB (named TSPOT1) operates also as a tracking station in the demonstrator (test beam at SPS)



#### PicoPix (CERN, NIKHEF, IGFAE)

28 nm CMOS Timepix4 Experience Aiming for a large-scale prototype chip (64x64 pixels)

In line with scenario A and B (55 $\mu$ m or 45 $\mu$ m)



Sandro Cadeddu et al

## TimeSpot

#### Sensor/Test Pulse Charge Sensitive Amplifier

Discriminator

- Full functionality demonstrator (TimeSpot1)
- 32x32 pixels, 6 mm2 (55 um pitch)
  - 2 x 512 pixels
- Signal and TDC test pulse capabilities allow time resolution measurements for the analogue and TDC contributions Digital and analogue services distributed to 2x16 pixel blocks
- Read Out Trees -> every 128 channels globally timestamped and sent to the serializer
- Data out after serialization via LVDS

Covered in detail on Lorenzo's talk on Tuesday



## TimeSpot

- Tracks with 28nm technology were acquired and reconstructed
  - Several lessons learnt (DAQ, matrix, TDCs, ...)
- Challenges:
  - High expected power per pixel (LHCb @ 350kHz,  $38\mu$ W/ch)
  - Better clock distribution (reference clock jitter)
  - Time resolution of the analogue front-end is better than 20ps or below by design

#### Covered in detail on Lorenzo's talk on Tuesday

- Next step:
  - Efforts will be continued by the IGNITE
  - IGNITE0 submitted in July/2023 (8x4 chip, expected in Nov/2023)
  - Larger matrix (64x64) submission on end of 2023 beginning of 2024
  - Through Silicon Vias (TSV) being investigated for power and clock distribution, and data transmission







12

### PicoPix

"Exploration" phase Being designed to be a large-scale prototype on the first submission

- Analog FE, Pixel readout, Pixel data clustering
- dDLL clock distribution (as in Timepix4)
- Low power clock distribution
- Superpixel and superpixel groups (similar to Timepix4)
- Single event effect robust architecture
- On-chip bandgap and biasing DACs



- 1 analog island
  - 4 Front-end and 4 discriminators
- Disc. Inputs are OR-ed
  - one TDC measurement per SuperPixel
- Free running DCO (2-3 GHz) with 10 phases:
  - Time bin size: 50-33 ps
  - Time resolution: 14.4-9.5 ps

### PicoPix

Simulated power drop in a 336x336 array of 45  $\mu$ m pixels having 2 W/cm<sup>-2</sup> analogue power density

- $\sigma_{\text{TOA}}(\text{Pixel B}) > 2 \times \sigma_{\text{TOA}}(\text{Pixel A})$
- Non-uniformity observed on the Timepix4 VCO frequency due to the power drop before TSVs



- Readout only the largest event in cluster (charge) and veto large clusters (>3x3)
  - Best time (TOA) and energy (TOT) resolution and cluster hitmap
- Data rate reduction by around a factor x7 (preliminary)
  - 600 Gbps -> 86 Gbps per ASIC



- Two possible designs being considered in-line with the scenario A and B
- Submission expected on Q2/2024





## Integration and data rates

#### ACF and ACP

- Anisotropic Conducting Film or Paste
- Conduction stablished via conductive particles
- Encouraging results with early version of Timepix4v0
- Good communication with the chip <u>VELO U2 workshop</u>



Force

CERN EP-ESE and UNIGE (Université de Genève)

connection

cavity for

excess

Force Heat

### FALAPHEL

- CMOS 28nm EIC + Photonic IC (PIC)
- Driver 25 Gbps
- Target: 10<sup>16</sup> neq MeV/cm<sup>2</sup> radiation tolerance



(Jerome & Xavi Llopart)



## Conclusion

#### LHCb VELO upgrade 2

- ASIC time resolution below 30ps required for the track reconstruction
- High data rates (250Gb/s per ASIC, Scenario A)
- Limited power due to the operation in vacuum/cooling (up to  $1.5 2W/cm^2$ )
- Non-uniform radiation environment (up to  $6 \times 10^{16}$  MeV neq/cm<sup>2</sup>)

#### TimeSpot $\rightarrow$ IGNITE

- Second interaction of the chip reached an overall time resolution around 50ps (75ps after hybridization)
- New test chip submitted in July/23 (Expected by Nov/23)
- Larger matrix design of 64 x 64 or 128 x 128 is being prepared

PicoPix

- "Exploration Phase" based on the timepix4 experience
- Aiming for a large-scale prototype on the first submission (64x64 pixels)
- Expected submission by Q2/2024

#### Integration and data rates

- ASIC integration via anisotropic conducting film or paste being studies (encouraging results with timepix4v0) Thank you for your attention!
- Falaphel (Silicon photonics, 25Gbps, target 10<sup>16</sup> neq MeV/cm<sup>2</sup>)

# Backup slides



<u>LHCb-PUB-2022-001</u>

07/09/2023

single sensor technology and ASIC

easier event reconstruction

# Timepix4

			Timepix3 (2013)	Timepix4 (2019)		
Technology			130nm – 8 metal	65nm – 10 metal		
Pixe	el Size		55 x 55 μm	55 x 55 μm		
Pixel arrangement			3-side buttable 256 x 256	4-side buttable 512 x 448		
Sen	sitive area		1.98 cm <sup>2</sup>	6.94 cm <sup>2</sup>	3.5x	28.2 x 25.6 mm <sup>2</sup>
ut Modes		Mode	TOT	and TOA		
	Data driven (Tracking)	Event Packet	48-bit	64-bit	33%	
		Max rate	0.43x10 <sup>6</sup> hits/mm <sup>2</sup> /s	3.58x10 <sup>6</sup> hits/mm <sup>2</sup> /s	8v	
		Max Pix rate	1.3 KHz/pixel	10.8 KHz/pixel	07	
ope	Frame based (Imaging)	Mode	PC (10-bit) and iTOT (14-bit)	CRW: PC (8 or 16-bit)		
Rea		Frame	Zero-suppressed (with pixel addr)	Full Frame (without pixel add	dr)	
		Max count rate	~0.82 x 10 <sup>9</sup> hits/mm <sup>2</sup> /s	~5 x 10 <sup>9</sup> hits/mm²/s		
TOT energy resolution		ion	< 2KeV	< 1Kev	2x	
TOA binning resolution		tion	1.56ns	195ps	8x	$\mathbf{D}$
TOA dynamic range		)	<b>409.6</b> μs (14-bits @ 40MHz)	1.6384 ms (16-bits @ 40MH	z) 4x	
Readout bandwidth		h	≤5.12Gb (8x SLVS@640 Mbps)	≤163.84 Gbps (16x @10.24 G	bps) <mark>32</mark>	X)
Target global minimum threshold		num threshold	<500 e⁻	<500 e⁻		

# LHCb VELO Upgrade 2



## LHCb VELO Upgrade 2

Requirement	5.1 mm distance	12.5 mm distance	VeloPix (2022)
Technology [nm]	28nm?	28nm?	130
Pixel matrix	256x256	335x335	256x256
Pixel pitch [um]	≤ 55	≤ 42	55
RMS Time resolution [ps]	≤ 50	<b>≤</b> 50	~ 7200
Power per area [W/cm <sup>2</sup> ]	1.5	1.5	< 0.8
Power per pixel [uW]	23	14	5
TID lifetime [MGy]	> 24	> 3	4
Pixel rate hottest pixel [kHz]	> 350	> 40	50
Bandwidth per ASIC of 2 cm <sup>2</sup> [Gb/s]	> 250	> 94	20

#### This talk will focus on the latest results from the R&D programs TimeSpot and PicoPix.

# LHCb VELO Upgrade 2 (R&D)

	Requirement	scenario ${\cal S}_A$	scenario $S_B$
	Pixel pitch [µm]	$\leq$ 55	$\leq 42$
	Matrix size	$256 \times 256$	$335 \times 335$
Priority	Time resolution RMS [ps]	$\leq 30$	$\leq 30$
	Loss of hits [%]	$\leq 1$	$\leq 1$
	TID lifetime [MGy]	> 24	> 3
	ToT resolution/range [bits]	6	8
	Max latency, BXID range [bits]	9	9
	Power budget $[W/cm^2]$	1.5	1.5
	Power per pixel $[\mu W]$	23	14
	Threshold level [e <sup>-</sup> ]	$\leq 500$	$\leq 500$
	Pixel rate hottest pixel [kHz]	> 350	> 40
	Max discharge time [ns]	< 29	< 250
	Bandwidth per ASIC of $2 \text{ cm}^2 \text{ [Gb/s]}$	> 250	> 94

Challenging!

doable

#### Main (preliminary) requirements in next-generation (4D)trackers

Requirement	LHCbU2 Run5 (Scenario A)	LHCbU2 Run5 (Scenario B)	NA62++ (HIKE)	CMSPPS/ run4(5)	CMS run5 forward	FCC-hh (VERY preliminary)
Pixel pitch [µm]	55	42	≤300	50-100	≈100	10
Hit time resolution RMS [ps] (electronics stage)	30	30	30	30	30	< 20
NIEL lifetime for sensors [n/cm <sup>2</sup> ]	6 x 10 <sup>16</sup>	8 x 10 <sup>15</sup>	n x 1016	<b>10</b> <sup>16</sup>	n x 10 <sup>15</sup>	<b>10</b> <sup>18</sup>
TID lifetime for electronics [Grad]	2.4	0.3	2	1	0.05	x10 ?
Power budget [W/cm²]	1.5	1.5	≈ 4.5	1-2	1	TBD
Power per pixel [µW]	25	14	300	25-50	100	TBD
Hit rate [GHz/cm²]	12 (max)	2.5	10	6	6	30
Data BW [Gbps/ASIC]	250	94	10-20	100	10	x10 ?
Material budget (per station)	<0.8% X <sub>0</sub>	<0.8% X <sub>0</sub>	<0.5% X <sub>0</sub>	< 1	1	≈1
Trigger scheme/peculiarities	triggerless	triggerless	Tbd (triggerless?)	Tbd (triggered?)	triggered, serial pwr	TBD

Further upcoming interests on 4D tracking (with similar specs): high intensity/ rare effects (e.g. PIONEER proposal @PSI,  $\pi$  rare decays), neutrino tagging techniques in LBL experiments, Muon colliders (background rejection).

5