



POLITECNICO
MILANO 1863


Embedding Position Sensitivity in the Detector with ANNA: an Analog Neural Network ASIC

M.Amadori, M.Ronchi, G.Borghini, M.Carminati and C.Fiorini
Politecnico di Milano and INFN, Milano, Italy

- Motivation: edge-processing in large detection systems (Total-Body PET)
- Neural networks for event reconstruction in monolithic scintillators
- The ANNA ASIC: V1 and V2
- Experimental measurements
- Future application for LGADs readout
- Conclusions

Trend towards Total Body PET systems

(Katal S. et al. - Advantages and Applications of Total-Body PET Scanning. Diagnostics, 2022)




Advantages

- Full-body coverage
- Higher sensitivity
- Faster scans
- Lower radiation dose


Disadvantages

- High number of channels
- Complex system implementation
- High power

⇒ Low-power, edge-processing of detector signals required
(also for other applications with large number of detector modules)




Monolithic Scintillator Detector and Neural Network Reconstruction 4




- **Monolithic Scintillator:** simplifies the scintillator structure (vs. pixelated), facilitate DOI, at cost of possible pile-up
- **SiPMs Readout:** now quite standard vs. PMTs as more compact and insensitive to magnetic fields
- **Neural Network Algorithm:** better and faster estimation of γ -ray interaction in the crystal, vs. Anger and other methods


Traditional Processing




Analog Processing



- **Analog operations** performed directly on **analog signals** coming from photodetectors
- **No need for ADC and FPGA** for embedded processing
- **Interaction coordinates (X,Y)** directly at the output of the **ASIC**
- **Compatibility with Front-end ASIC** for SiPMs current processing (Amplitude, Timing)
- **Same approach possible also for other segmented solid-state detectors**
- **Analog approach (as memristors) to in-memory computing** (vs. digital)









Features:

- Capacitive **cross-bar array**
- Charge **sum** by an integrator
- **Activation function** implemented in the integrator

$$V_{out,1} = f\left(\frac{1}{C_f} \sum_{j=0}^{64} C_{1,j} \cdot V_{in,1}\right)$$

f : activation function





**4 bits weight
(+ 1 bit sign)**

$$\text{MAC: } V_{\text{out},j} = \sum \frac{C_{i,j}}{C_F} V_{\text{in},i}$$


weight

- **Switches:** allows to circulate the charge in two directions (positive and negative weights)
- **Activation function:** clipped ReLU implemented by the op-amp bias limits
- **Quantization-Aware Training**





Grid of 121 simulated points (ANTS2) provided as ASIC voltage inputs




Hardware-aware model, used during training, takes into account parasitics, offsets and charge injections, measured during stand-alone test of the ASIC


- **New improved architecture (including recursive network)**
- **Parasitics:** more repeatable and easier to characterize, access to raw analog outputs of each layer
- **Complexity:** simplified neuron design, fewer steps needed for MAC operations

	ANNA V1	ANNA V2
Process node	350 nm	110 nm
Supply voltage	3.3 V	1.2 V
Area	23.5 mm ²	9.5 mm ²
Neural network config	Fixed	Programmable
Neural network	64 inputs, 2 outputs 64 x 20 x 20 x 2 (3 weighted layers)	69 inputs, 32 outputs 69 x 32 x 32 x 32 x 32 x 32 (5 weighted layers)
Parameters (weights and biases)	1762 (5 bits – 31 analog levels)	6496 (6 bits – 63 analog levels)
Inference execution time	4.5 μs	< 1.5 μs
Throughput	0.77 GOP/s	> 10 GOP/s
Efficiency	0.05 TOPs/W	> 5 TOPs/W



New Integrator (inverter-based)



$$-\frac{31}{32} \leq W_i \leq \frac{31}{32}$$




- ✓ 6-bit weights precision
- ✓ Output capacitance always $2C$
- ✓ Charge injection reduction by design
- ✓ Power reduction due to C reduction (30fF)




- ✓ **Tanh-like activation function**
- ✓ **Variable feedback capacitor (15 values)**
- ✓ **Programmable power consumption**
- ✓ **More compact layout**

Standard network (as in V1)




- ✗ High Area occupation
- ✗ No Flexibility
- ✓ Simple Design

Recursive network




- 32 outputs are feed back to the inputs
- Weights (stored in SRAM) are iteratively updated each layer

- ✓ Low Area
- ✓ High Flexibility
- ✗ Difficult Design



- **Fully programmable** neural network (layers and neurons) and parameters (weight, biases, activation functions)
- Configurable **power consumption** and **power cycling**
- Programmable **layer duration** and synchronization
- Trigger based input processing and options to improve throughput


ANNA V2 Single reusable layer




Grid of gamma-ray events emulated with **ANTS3**

Simulated events on a **51mm x 51mm LYSO scintillator**

Linear mapping between mm and Voltages $d_{\text{mm}} = \frac{51_{\text{[mm]}} \cdot V_{\text{OUT}} [\text{V}]}{V_{\text{FSR}} [\text{V}]}$




Model vs ASIC Results




Mean Absolute Error (MAE)

Tensorflow Model	~ 0.9 mm
ANNA	~ 1.1 mm




1

Resistive LGADs (DC-RSD) exploits **charge sharing** to achieve excellent spatial resolution, much smaller than the pixel size, reducing number of readout channels, power and material budget (N.Cartiglia, NIMA, 2022)




2

Neural networks (NNs) allows a fast and energy-efficient reconstruction of events in DC-RSD





3

ANNA implements the NN directly on-chip



We aim to develop a demonstrator for a new, low-power 4D tracker based on **LGADs** with embedded reconstruction of the event features (position, timing) by **ANNA**

Activity in collaboration with INFN-TO/FI, UNI-TO, UNI-Pe



- **ANNA** brings neural-network processing directly into the **analog detector readout chain**, avoiding prior signal digitalization.
- The new ANNA V2 architecture combines high programmability, compact implementation and **ultra-low-power** analog computation.
- Experimental results demonstrate **accurate position reconstruction**, not too far from the TensorFlow model.
- This approach enables true **edge processing in large-scale detector systems**, reducing data throughput and system-level complexity.
- Beyond monolithic scintillators, ANNA opens the way to “**intelligent detectors**” with **embedded reconstruction**, including future **low-power LGAD trackers**.

Next steps:

- Construction (ongoing) and test of **PETRARCA**: a PET detector with embedded, ANNA-based position reconstruction
- Development of a proof-of-concept prototype of **resistive LGAD detector with ANNA processing**

- S. Di Giacomo, et al., "Implementing an Integrated Neural Network for Real-Time Position Reconstruction in Emission Tomography with Monolithic Scintillators", IEEE TRANSACTIONS ON RADIATION AND PLASMA MEDICAL SCIENCES, VOL. 8, NO. 5, MAY 2024.
- S. Di Giacomo, et al., «Experimental Validation of ANNA: Analog Neural Network ASIC for Event Positioning in Monolithic Scintillation Detectors», IEEE Transactions on Radiation and Plasma Medical Sciences, 2025.
- M. Amadori, et al., «A Compact Neuron Implementation for a Capacitive Analog Neural Network for In-Sensor Processing», 2024 31st IEEE International Conference on Electronics, Circuits and Systems (ICECS).
- M. Ronchi, et al., «Design, Implementation and Analysis of an Integrated Switched Capacitor Analog Neuron for Edge Computing AI Accelerators», IEEE Transactions on Circuits and Systems I: Regular Papers, 2025.

Acknowledgements

This work was supported by the IANNET project (Italian **MUR**) and by the ANNA project (Italian **INFN**)



Thank you for your attention!


Backup

Charge-redistribution approach


- 1) Charge **only C** with V_{in} to **minimize energy consumption** ($E = CV^2$)
- 2) Charge is **redistributed** among all capacitors closing S_s
- 3) **Only the capacitors** corresponding to the **desired weight** are connected to the integrator, while the others are disconnected by means of their respective switch.

The output is
$$V_{out,j} = \frac{V_{in,i} C_{ij}}{15 C_F}$$


Step 1



Step 2





Step 3



The multiplication phase is implemented through a 2-2C architecture, providing a weighted charge to the integrator.



Compared to the previous implementation:

- **Faster** (less switching steps)
- **Much more compact** (less capacitors: above 4 bits the C-2C is more area-efficient than binary weighted)
- **More accurate** (consistent parasitics, constant output impedance)




Two computation regions:

- **Full matrix $(69+\text{bias}) \times 32$: first layer**
- **Recursive region $((32+\text{bias}) \times 32)$: subsequent layers**
- The recursive region is **isolated** from inputs during operation
- Weights are **iteratively updated** each layer
- All weights are stored in SRAMs in the ASIC




Detector simulation


- Detector simulated in ANTS: LYSO scintillator $51 \times 51 \times 10 \text{ mm}^3$ coupled to an 8×8 SiPM array.
- Generated a training dataset (27000 events) and test dataset (4500 events).
- Labeled datasets: the input data are the SiPM signals and the associated labels are the coordinates of the interaction point in the crystal.
- Chosen neural network topology: $64 \times 20 \times 20 \times 2$.
- Model of the network trained and tested in Tensorflow.



TRAINING PHASE



TEST PHASE




Edge detection:

- Image provided on the analog domain, 3x3 patches
- Analog edge filter on the ASIC
- Analog output sampled

Convolutional Filter

$$W = \frac{1}{32} \cdot \begin{bmatrix} 0 & -7 & 0 \\ -7 & 28 & -7 \\ 0 & -7 & 0 \end{bmatrix}$$



Comparison of Neural Accelerators

