



Contribution ID: 178

Type: **Parallel session talk**

Possible new iterations of the VMM chip for MPGD readout

Thursday 9 October 2025 11:20 (20 minutes)

The JLab SoLID experiment is assessing the VMM ASIC family for GEM tracker readout in high-rate environments. The current VMM3a falls short of requirements. We propose a VMM3b revision with optimized gain and shaping time for high-rate GEM and uRWell operation. Additionally, we are considering a VMM4 version, migrating to TSMC 65nm, with redesigned ADCs, digital core, and new features to serve broader MPGD community applications.

Author: Dr CAMSONNE, Alexandre

Co-author: Dr DE GERONIMO, Gianluigi (University of Michigan, Stony Brook University, dgcircuits.com)

Presenter: Dr DE GERONIMO, Gianluigi (University of Michigan, Stony Brook University, dgcircuits.com)

Session Classification: RDC 4 Readout & ASICs

Track Classification: RDC 4 Readout & ASICs