CPAD 2025 at Penn



Contribution ID: 81

Type: Parallel session talk

Design and characterization of 28nm readout ASICs for 3D-integrated LGAD sensors

Wednesday 8 October 2025 17:50 (20 minutes)

Highly granular precision timing detectors are required to achieve scientific breakthroughs across HEP, NP, BES, and FES applications, and their critical need was highlighted by DOE BRN, European Strategy for Particle Physics, and Snowmass. To enable the development of these detectors, 3D-intgration between advanced sensor wafers and scaled CMOS technology nodes is required but is currently cost-prohibitive for use in scientific applications and experiments. Closing this technology gap is the main objective of the joint SLAC, FNAL and LLNL effort "3D Integrated Sensing Solutions", supported by DOE's Accelerated Innovation in Emerging Technologies grant. In collaboration with leading semiconductor industry partner, this effort is pursuing development of LGAD structures compatible with fabrication in commercial 12-inch wafer processes that can be cost-effectively 3D-integrated with readout ASICs. In parallel with the LGAD development, a co-design effort in the development of high-performance readout ASICs is underway and will be the subject of this talk. The first readout ASIC prototype has been fabricated and tested. It features a linear array of 40 pixels with 50 μm and 100 μm pitch, matched to LGAD cell variants. Each pixel integrates a low-jitter front-end, fast comparator, and a high-resolution in-pixel Time-to-Digital Converter (TDC). The system targets timing resolution below 20 ps with power consumption under 1 W/cm². Initial testing confirms ~10 ps jitter for the in-pixel TDCs. The TDC employs a 2D Vernier ring oscillator architecture with an embedded sliding-scale technique, enabling simultaneous measurement of Time-of-Arrival (TOA) and Time-over-Threshold (TOT) with resolutions of 6.25 ps (11-bit) and 50 ps (8-bit), respectively. Power consumption scales with occupancy, averaging $51.1\,\mu\text{W}$ at 10% and $6.2\,\mu\text{W}$ at 1% occupancy per TDC.

The prototype has been characterized using on-chip charge injection and will be wire-bonded to LGAD sensors. Finally, we will present the design of the second-generation 10k-pixel ASIC scheduled for fabrication in September, to be bump bonded to designed LGAD sensors for testing and system validation.

Authors: GUPTA, Aseem (SLAC National Accelerator Laboratory (US)); MARKOVIC, Bojan (SLAC National Accelerator Laboratory (US)); BAKALIS, Christos (SLAC National Accelerator Laboratory (US)); BRAGA, Davide (Fermi National Accelerator Lab. (US)); LIU, Gang (SLAC National Accelerator Laboratory (US)); RUCKMAN, Larry (SLAC National Accelerator Laboratory (US)); ROTA, Lorenzo (SLAC National Laboratory); ENGLAND, Troy (Fermi National Accelerator Lab. (US))

Co-authors: KOK, Angela (SLAC National Accelerator Laboratory (US)); GARAFALO, Anne Mayer (Lawrence Livermore National Laboratory (USA)); SCHWARTZMAN, Ariel Gustavo (SLAC National Accelerator Laboratory (US)); CARPENTER, Arthur (Lawrence Livermore National Laboratory (USA)); APRESYAN, Artur (Fermi National Accelerator Lab. (US)); KENNEY, Christopher (SLAC National Accelerator Laboratory (US)); PENA, Cristian (Fermi National Accelerator Lab. (US)); SEGAL, Julie (SLAC National Accelerator Laboratory (US)); LIPTON, Ron (Fermi National Accelerator Lab. (US)); LOS, Sergey (Fermi National Accelerator Lab. (US)); WU, Shuoxing (Fermi National Accelerator Lab. (US)); XIE, Si (Fermi National Accelerator Lab. (US)); ZENGER, Todd (Fermi National Accelerator Lab. (US))

Presenter: MARKOVIC, Bojan (SLAC National Accelerator Laboratory (US))

Session Classification: SHARED SESSION

Track Classification: RDC 3 Solid State Tracking