

Temperature-Induced Delay Drift in Xilinx FPGA Multi-gigabit Transceivers


Ruiyang Wang, Lingyun Li, and [Yonggang Wang](#)

25th IEEE Real Time Conference, 25-29 May, Elba, Italy

University of Science and Technology of China




SerDes Based Clock Distribution and Synchronization







The master node transmits clock / phase information together with the high-speed serial data stream, and the slave node uses CDR to recover the clock and restore the data.


Delay Drift Measurement of TX & RX



- ✓ Linear relationship – can be compensated
- ✓ Temperature coefficient: TX 2.21 ps/° C, RX 0.71ps/° C



Temperature-robust DDMTD



Thanks for Attention!



Welcome to the poster!