

# Timing and Slow Control Backend for CMS Drift Tube On-Board Electronics

Antonio Bergnoli, Marco Toffano, Marco Bellato, Roberto Isocrate, Luciano Modenese, Filippo Marini, Alessandro Griggio  
INFN Padova Division, Padova, Italy  
Email: bergnoli@pd.infn.it

on behalf of the CMS Muon Group

1 **Abstract**—Commissioning of the detectors for the High-  
2 **Luminosity Large Hadron Collider (HL-LHC)**, also referred to  
3 as the Phase-2 upgrade, is planned for the period 2026–2028 at  
4 CERN. In this framework, the readout and control electronics of  
5 the Drift Tube (DT) subdetector of the Compact Muon Solenoid  
6 (CMS) experiment have undergone a complete redesign. This  
7 upgrade is being carried out to cope with the expected increase  
8 in event rates and to ensure compatibility with the upcoming  
9 Trigger and Timing Control Distribution System (TCDS2). In  
10 parallel with this, a new back-end system for timing distribution  
11 and slow control has been developed. This system is based on a  
12 set of field-programmable gate array (FPGA)-based Advanced  
13 Telecommunications Computing Architecture (ATCA) boards  
14 onto which custom firmware has been deployed. Each board  
15 is connected to the server through a network interface and  
16 provides approximately one hundred high-speed optical links  
17 implementing the Low Power Gigabit Transceiver (LpGBT)  
18 protocol, used to distribute machine-synchronous timing signals  
19 and slow-control commands to the detector electronics. The  
20 VHSIC Hardware Description Language (VHDL) firmware in-  
21 tegrates intellectual property (IP) cores, makes use of the SLAC  
22 Ultimate RTL (register-transfer level) Framework (SURF), and  
23 incorporates dedicated modules specifically designed to interface  
24 and manage custom on-detector electronics. In addition, a Python  
25 software library has been developed to configure, monitor, and  
26 control the boards through a dedicated Reliable User Datagram  
27 Protocol (RUDP) connection between the boards and the server.  
28 This contribution will describe the overall design of the system,  
29 detail the implementation at the firmware level, and present the  
30 results of the benchtop and field tests performed to date.

31 **Index Terms**—CMS, Drift Tubes, HL-LHC, TCDS2, LpGBT,  
32 ATCA, Serenity, timing distribution, slow control, FPGA.

## I. INTRODUCTION

34 The Phase-2 upgrade of the High-Luminosity Large Hadron  
35 Collider (HL-LHC) will expose the experiments at CERN  
36 to higher luminosity and increased event rates. These con-  
37 ditions impose more demanding requirements on the trigger,  
38 timing, and readout systems of the CMS [1] detector. In the  
39 muon system, the Drift Tube (DT) [2] electronics are being  
40 upgraded [3] to sustain the expected operating conditions  
41 and to interface with the new Trigger and Timing Control  
42 Distribution System, TCDS2 [4]. The DT detector provides  
43 precision muon measurements in the barrel region of CMS.  
44 The upgraded on-detector electronics are based on On-Board  
45 Drift Tube (OBDT) front-end boards, which perform time-to-  
46 digital conversion of the drift tube signals and transmit data




Fig. 1. Top-Left: three-dimensional view of the CMS Detector; Top-Center: a sectional representation of the wheel; Middle-Left: detail of the Drift Tube sub-detector detecting a muon track; Top-Right: arrangement of the OBDT boards; Bottom-Right: backend system installed in the counting room

to the back-end system through optical links [5], [6]. Each  
OBDT board integrates an LpGBT chip [7], which provides  
the optical-link interface and handles the reception of the  
machine-synchronous clock and timing/control information,  
and a Slow Control Adapter (SCA) chip [8], which provides  
monitoring, slow-control functions, and support for remote  
FPGA reconfiguration. In this context, a dedicated timing  
and slow-control backend has been developed. Its role is to  
distribute the LHC machine timing to the OBDT boards, provide  
deterministic synchronization, configure and monitor the front-  
end electronics, and support remote FPGA reconfiguration.

The design is intended for implementation on Serenity  
ATCA boards and has been validated so far on a provisional  
system based on commercial boards (HTG-940 platform)  
sharing the same FPGA family as the final hardware.

## II. SYSTEM ARCHITECTURE

The backend system is implemented using ten Serenity  
ATCA boards [9]. Each board provides timing and slow-  
control functionalities to approximately 90 OBDT front-end  
boards. Overall, the system distributes timing and control




Fig. 2. Clock and synchronization distribution scheme inside the backend board




Fig. 3. Overview of backend channels and interfaces between timing, slow control, and firmware blocks.

vides the timing information to the Serenity boards through the crate backplane. The Serenity boards, in turn, distribute the 40.079 MHz bunch-crossing clock and the associated synchronization signals, including bunch-crossing-zero (BC0) markers, to the OBDT boards over point-to-point optical links.

Each optical link implements an optical interface based on the LpGBT protocol [10]. The downlink (backend to OBDT) runs at 2.56 Gbps and carries clock, control, and synchronization information from the backend to the front-end. The uplink (OBDT to backend) runs at 5.12 Gbps and carries monitoring and data information from the OBDT boards.

In addition to the timing distribution functionality, the backend provides slow-control capabilities for each OBDT board. These functionalities include board configuration; readout of supply voltages, currents, and temperatures; programmable threshold adjustment; status monitoring; and remote reconfiguration of the front-end FPGA. The control software is implemented in Python and is built upon the Rogue library [11], which employs a reliable User Datagram Protocol (UDP)-based transport layer to access firmware registers and data streams.

### III. TIMING REQUIREMENTS

The DT detector achieves a spatial resolution of approximately 200–250  $\mu\text{m}$  in the  $\phi$  coordinate and an intrinsic time resolution of approximately 2 ns [12]. To preserve this performance, the backend timing system must distribute a stable reference clock and synchronization information to the front-end boards.

The precision required for the absolute timing reference on the OBDT boards is on the order of 100 ps. This value is significantly smaller than both the intrinsic detector time resolution and the time-to-digital converter (TDC) quantization step of 779 ps, ensuring that the clock distribution contributes only negligibly to the overall timing uncertainty. Adopting a 100 ps target therefore provides comfortable margin while remaining achievable with commercially available timing components and clock-distribution techniques. For this reason, the firmware architecture minimizes variable latency sources and uses deterministic transceiver configurations (transmit buffer bypass) [13].

### IV. ON BOARD CLOCK SCHEME

The internal clock distribution of the board derives its reference from the TCDS2 stream received through the backplane, as summarized in Fig. 2. The clock is recovered by the clock and data recovery (CDR) circuitry of the multi-gigabit transceiver (MGT) receiver. The recovered clock is used to drive the FPGA fabric and is also routed to an external phase-locked loop (PLL) that acts as a jitter cleaner. The outputs of the jitter cleaner are then used as reference clocks for the MGTs connected to the OBDT boards.

### V. FIRMWARE DESIGN

The FPGA on the Serenity board is connected to an external host PC via a standard 10 Gbps Ethernet interface. The

signals to about 1000 OBDT boards in the CMS DT system. Fig. 1 illustrates the location of the backend with respect to the structural layout of the CMS detector.

The timing distribution originates from the Large Hadron Collider (LHC) machine timing system, which is transmitted via the TCDS2 protocol to the DAQ and Timing Hub (DTH) board, located in the same crate. The DTH board then pro-




Fig. 4. Waveform diagram used in the firmware design.

TABLE I  
TCDS2 TIMING FRAME FIELDS USED BY THE BACKEND FIRMWARE (SEE FIG. 4).

Field	Meaning
BX <sup>1</sup>	Bunch-crossing identifier within the current orbit.
BC0	Bunch-crossing-zero marker (asserted at BX = 0).
OCO	Orbit-counter reset / orbit-alignment marker.
ECO	Event-counter reset / orbit-alignment marker.
GCR	Global counter reset
Resync	flush pipelines
Reserved	Unused bits; carried through for compatibility / future use.

<sup>1</sup> BX does not have its own dedicated bit field, because the strobe signal in each valid frame already indicates when the bunch crossing is asserted.




Fig. 5. Waveform diagram used in the firmware design.

127 firmware follows a CPU-less Ethernet architecture: reliable  
 128 UDP (RUDP) packets are mapped to the Advanced eXtensible  
 129 Interface (AXI) AXI-Lite and AXI-Stream busses, allowing  
 130 an external control PC to access registers and data without  
 131 embedding a processor in the FPGA. This approach simpli-  
 132 fies firmware partitioning and scales over standard Ethernet  
 133 infrastructure.

134 Deterministic timing is guaranteed by running the LpGBT  
 135 interface entirely in a single 320.632 MHz clock do-  
 136 main—exactly eight times the 40.079 MHz LHC clock—and  
 137 by driving the multigigabit transceivers in buffer-bypass mode.  
 138 This architecture ensures fixed latency through resets and re-  
 139 configuration. Robust backend implementations of the LpGBT  
 140 and Slow Control Adapter (SCA) control interfaces provide  
 141 seamless, deterministic links to the corresponding LpGBT and  
 142 SCA chips located on the OBDT front-end electronics.

143 The design is based on the SURF framework [14], using  
 144 blocks for registers access and Ethernet communication. Cus-  
 145 tom logic implements timing distribution, optical-link manage-  
 146 ment, slow control, and diagnostics required for DT operation.  
 147

## VI. TIMING DISTRIBUTION

149 In Fig. 3, the timing block is depicted as the segment  
 150 of the firmware responsible for the distribution of timing  
 151 information synchronously with the 320.632 MHz master  
 152 clock. The TCDS2 fields used by the backend firmware are  
 153 summarized in Table I. The information of the bunch crossing  
 154 (BX) and the bunch crossing reset (BC0) (Fig. 5), extracted  
 155 from each TCDS2 stream frame (see Fig. 4), is propagated  
 156 to the downstream LpGBT FPGA blocks, which subsequently  
 157 drive the multigigabit transceivers (MGTs) interfaced with the  
 158 OBDTs. The event counter reset (ECO) and orbit counter reset  
 159 (OCO) and others (GCR, Resync) signals are decoded by the  
 160 backend firmware but are not distributed to the OBDTs, as  
 161 they are not required by the front-end electronics.

## VII. PROTOTYPE HARDWARE

162 The final target platform is the Serenity S1 ATCA board,  
 163 which provides the required optical connectivity and FPGA  
 164 resources for the backend system [9]. Since Serenity hardware  
 165 became available only recently as a single prototype, labora-  
 166 tory and development tests were initially performed with an  
 167 HTG-940 evaluation platform [15], shown in Fig. 6.  
 168

169 The HTG-940 platform uses a Xilinx Virtex UltraScale+  
 170 FPGA, the same FPGA family as the Serenity board, and  
 171 supports optical mezzanine cards. This makes it suitable for  
 172 firmware development, optical-link validation, and early inte-  
 173 gration tests while preserving good architectural compatibility  
 174 with the final backend.

## VIII. PRELIMINARY MEASUREMENTS

### A. Signal Integrity

177 Preliminary signal-integrity measurements were performed  
 178 on the optical links, and a summary of the results is reported  
 179 in Table II. The 2.56 Gbps downlink, evaluated using the  
 180 link-monitoring circuitry implemented in the OBDT LpGBT  
 181 chip showed an eye opening of approximately 80%. The  
 182 5.12 Gbps uplink, evaluated using the receiver diagnostics of  
 183 the backend FPGA multigigabit transceivers and the Integrated  
 184 Bit Error Ratio Test (IBERT) core, showed an eye opening  
 185 of approximately 76%. During the test interval, no errors  
 186 were observed up to a measured bit-error-rate limit of  $10^{-6}$ .  
 187 Although this BER limit is less stringent than the values  
 188 typically reported in dedicated link-qualification studies, it was  
 189 intentionally chosen to allow rapid and continuous monitoring  
 190 of link quality during system development and integration.

### B. Timing Performance

192 A synchronous event was distributed to three OBDT chan-  
 193 nels connected to the backend system and observed with an  
 194 oscilloscope. The measurement used a horizontal time scale of  
 195 100 ps/div. The measured RMS channel-to-channel jitter was  
 196 5.95 ps. The observed channel-to-channel skew ranged from  
 197 200 ps to 420 ps.

TABLE II  
PRELIMINARY TIMING AND SIGNAL-INTEGRITY MEASUREMENTS.

Quantity	Value	Comment
Downlink rate	2.56 Gbps	LpGBT downlink
Uplink rate	5.12 Gbps	LpGBT uplink
Downlink eye opening	~80%	LpGBT-generated eye
Uplink eye opening	~76%	IBERT measurement
Uplink BER	$< 10^{-6}$	Test interval result
Channel-to-channel jitter RMS	5.95 ps	Three-channel test
Channel-to-channel skew	200–420 ps	Three-channel test




Fig. 6. Top: internal view of the prototype setup. Bottom: Serenity S1 ATCA board used as target hardware for the backend system.

The firmware adopts a CPU-less Ethernet architecture, a deterministic LpGBT timing path, and buffer-bypass transceiver operation. Preliminary tests on an interim HTG-940 platform show good optical-link eye openings and sub-10 ps RMS channel-to-channel jitter in a synchronous timing test.

Future work will focus on continuing tests with the provisional setup, porting the HDL design to the Serenity hardware, and performing detector-integration tests by the end of 2026.

## REFERENCES

- [1] CMS Collaboration, "The CMS experiment at the CERN LHC," *JINST*, vol. 3, p. S08004, 2008. doi: 10.1088/1748-0221/3/08/S08004.
- [2] G. Cerminara, "The Drift Tube system of the CMS experiment," *Nucl. Phys. B Proc. Suppl.*, vol. 172, pp. 71–74, 2007. doi: 10.1016/j.nuclphysbps.2007.07.016.
- [3] CMS Collaboration, *The Phase-2 Upgrade of the CMS Muon Detectors*, CERN-LHCC-2017-012, CMS-TDR-016, 2017. doi: 10.17181/CERN.5T9S.VPMI. [Online]. Available: <https://cds.cern.ch/record/2283189>
- [4] G. Badaro *et al.*, "The Phase-2 upgrade of the CMS data acquisition," *EPJ Web Conf.*, vol. 251, p. 04023, 2021.
- [5] J. A. Sastre *et al.*, "The OBDT board: A prototype for the Phase 2 Drift Tubes on detector electronics," *PoS*, vol. TWEPP2019, p. 115, 2020.
- [6] A. Bergnoli *et al.*, "Readout electronics upgrade of CMS DT  $\phi$  superlayers," *Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment*, vol. 1091, p. 171711, 2026. doi: 10.1016/j.nima.2026.171711.
- [7] P. Moreira *et al.*, "lpGBT: Low-Power Radiation-Hard Multipurpose High-Speed Transceiver ASIC for High-Energy Physics Experiments," *IEEE Trans. Nucl. Sci.*, 2024. doi: 10.1109/TNS.2024.3506753.
- [8] A. Caratelli *et al.*, "The GBT-SCA, a radiation tolerant ASIC for detector control and monitoring applications in HEP experiments," *JINST*, vol. 10, no. 03, p. C03034, 2015. doi: 10.1088/1748-0221/10/03/C03034.
- [9] G. Fedi *et al.*, "Serenity-S1, a CMS Tracker Readout and Data Processing Card for HL-LHC," in *Proc. 2025 IEEE Nuclear Science Symposium, Medical Imaging Conference, and Room-Temperature Semiconductor Detectors Symposium*, 2025.
- [10] J. M. Mendez, S. Baron, S. Kulis, and J. Fonseca, "New LpGBT-FPGA IP: Simulation model and first implementation," *PoS*, vol. TWEPP2018, p. 059, 2019.
- [11] J. Prudhomme *et al.*, "Rogue: SLAC Python Based Hardware Abstraction and Data Acquisition System," 2025. [Online]. Available: <https://github.com/slaclab/rogue>
- [12] D. F. Teyssier, "CMS Drift Tubes performance," CERN, Geneva, Tech. Rep., 2016.
- [13] UG576: UltraScale Architecture GTH Transceivers <https://docs.amd.com/v/u/en-US/ug576-ultrascale-gth-transceivers>
- [14] G. Thayer *et al.*, "SURF," 2025. [Online]. Available: <https://github.com/slaclab/surf>
- [15] HiTech Global LLC, "HTG-940," 2024. [Online]. Available: <https://www.hitechglobal.com>

These first measurements confirm the feasibility of the proposed timing distribution and optical-link architecture. Further tests will be required on the final Serenity hardware and in detector-integration conditions.

## IX. CONCLUSION AND OUTLOOK

A timing and slow-control backend for the CMS DT Phase-2 on-board electronics has been developed. The system distributes the LHC bunch-crossing clock and synchronization information from TCDS2 to the OBDT front-end boards and provides configuration, monitoring, and remote FPGA reconfiguration capabilities.