


Introduction - System Context



In view of the Phase-2 upgrade of the High-Luminosity Large Hadron Collider (HL-LHC), the experiments at CERN will operate at significantly higher luminosity, leading to increased data rates and stricter timing requirements. To address these challenges, the CMS experiment is upgrading its detector systems and electronics, including a complete redesign of the Drift Tube (DT) muon subdetector electronics [1] to sustain higher trigger rates and interface with the new Trigger and Timing Control Distribution System (TCDs2) [2].

Within this framework, a new backend system for timing distribution and slow control has been developed. It is based on FPGA-equipped ATCA modules interfaced via high-speed optical links (5.12 Gbps uplink, 2.56 Gbps downlink) that implement the LpGBT protocol [3]. The system is implemented using ten Serenity boards [4], each providing timing and slow control to about 90 OBDT (On-Board drift tube) front-end boards, which receive precise 40.079 Mhz bunch crossing timing and synchronization signals (i.e. Bunch crossing zero) from the LHC through the TCDs2 system. These signals are first received by the DAQ and Timing Hub (DTH), which makes them available through the crate backplane to the Serenity boards, and are then distributed to approximately 850 OBDT front-end boards [5].

Beyond timing distribution, the system provides:

- comprehensive slow control functionality: configuration and monitoring of each OBDT board by acquiring key operational parameters, including voltages, currents, temperatures, and programmable thresholds;
- remote FPGA reconfiguration on the front-end boards.

Combined with SURF-based dedicated firmware [6] and Python control software using a reliable UDP protocol (Rogue) [7], the system ensures scalable, reliable, and efficient operation of DT readout electronics.

Timing System Requirements

The primary function of the readout system is to perform time-to-digital conversion of the signals generated by the Drift Tube detector cells. The detector attains a spatial resolution in the range of 200–250 μm in the ϕ direction, with an intrinsic time resolution of approximately 2 ns [8]. To preserve this performance, the readout system must operate with a commensurate temporal precision.

To achieve this level of accuracy, the timing and control system must distribute an absolute time reference to the OBDT front-end boards with precision on the order of 100 ps. Such timing accuracy is crucial to guarantee proper synchronization of the measurements and to fully exploit the intrinsic temporal resolution of the detector.

Firmware block diagram




Figure 1. Firmware block diagram

- CPU-less Ethernet architecture with UDP (RUDP) mapped to AXI-Lite/AXI-Stream interfaces;
- LpGBT interface implemented in a single 320 MHz clock domain for deterministic latency;
- Multigigabit transceivers configured in buffer-bypass mode;
- Backend implementations of LpGBT and SCA chips for control.

Signal integrity




Figure 2. 2.56 Gbps Downlink eye opening diagram produced by the LpGBT chip, eye is not centered due to a chip limitations

The downlink eye opening is approximately 80%, while the uplink eye opening is about 76%.

Figure 3. 5.12 Gps Uplink eye diagram produced by the in-system IBERT core, bit error rate <math> < 10^{-6}</math>

Hardware pictures




Figure 4. Provisional system based on a HTG 940 board




Figure 5. The Serenity board, S1 version

Since the Serenity board has only recently become available as a single prototype, development, laboratory, and field tests have been carried out using an interim hardware platform (HTG-940) [9]. This platform uses the same FPGA (Virtex Ultrascale+) as the final system and is equipped with optical mezzanine cards, ensuring good architectural compatibility.

Timing Performance




Figure 6. The oscilloscope screenshot shows signals from a synchronous event acquired on three OBDT channels connected to the backend system. The horizontal time scale is set to 100 ps/div.

Trace	Channel
Green	Test Pulse falling edge, channel A
Yellow	Test Pulse falling edge, channel B
Purple	Test Pulse falling edge, channel C

Timing Performance	Min [ps]	Max [ps]
Channel-to-channel jitter RMS		5.95
Channel-to-channel skew	200	420

Summary and Plans

- Continue test activities with the provisional system, in preparation for the installation of the on-board electronics;
- Port the HDL design to the Serenity hardware;
- Perform detector integration tests by the end of 2026.

References

- J. G. Layter. *The CMS muon project*. Technical design report. CMS, CERN, Geneva, 1997.
- Badaro, Gilbert et al. The phase-2 upgrade of the cms data acquisition. *EPL Web Conf.*, 251:04023, 2021.
- Julian Maxime Mendez, Sophie Baron, Szymon Kulis, and Jose Fonseca. New LpGBT-FPGA IP: Simulation model and first implementation. *PoS, TWEPP2018:059*, 2019.
- G. Fedi et al. Serenity-S1, a CMS Tracker Readout and Data Processing Card for HL-LHC. In *2025 IEEE Nuclear Science Symposium, Medical Imaging Conference, and Room-Temperature Semiconductor Detectors Symposium*, 11 2025.
- J.A. Sastre et al. The OBDT board: A prototype for the Phase 2 Drift Tubes on detector electronics. *PoS, TWEPP2019:115*, 2020.
- Gregg Thayer, Larry Ruckman, Matt Weaver, Jordan Prudhomme, Jeff Olsen, Jesus Vasquez, Uros Legat, Dionisio Doering, Maciej Kwiatkowski, and Benjamin Reese. surf. <https://github.com/slaclab/surf>, 2025.
- Jordan Prudhomme, Benjamin Reese, Dionisio Doering, Faisal Abu-Nimeh, Jesus Vasquez, Maciej Kwiatkowski, Ryan Herbst, and Larry Ruckman. rogue. <https://github.com/slaclab/rogue>, 2025. SLAC Python Based Hardware Abstraction & Data Acquisition System.
- Daniel Francois Teyssier for the CMS Collaboration. CMS Drift Tubes performance. Technical report, CERN, Geneva, 2016.
- LLC. HiTech Global. Hitech global htg-940, 2024.