

Development of the SAMIDARE Board: A New Acquisition System for TPCs




Claudio Santonastaso^(A), Hidetada Baba^(A), Fumitaka Endo^(A,B), Tadaaki Isobe^(A), Alexis Lejeune^(C), Shunosuke Nagafusa^(D,A), Shinsuke Ota^(B), for the SPADI Alliance

Introduction

- High-intensity beams require higher-throughput TPC readout.
- Active-target TPCs need many channels and online background rejection.
- GET electronics is becoming obsolete.
- Towards streaming-capable TPC front-end electronics.

SAMIDARE Board


- 4 x SAMPAs^[1] chips (32 Ch, 10 bit @ 10 MHz)
- FPGA: Artix UltraScale+^[2]
- 8 channels GPIO
- SFP+: GbE/10GbE
- MIKUMARI^[3] SFP+ (clock)



Samidare prototype board

Firmware Design

The firmware implements the full acquisition path from the SAMPAs data stream to Ethernet transmission. Its modular structure separates real-time parallel processing from sequential event formatting and readout.




Firmware schematic implementation


- Trigger Manager:** buffers incoming samples and generates triggers from GPIO or threshold logic.
- Data RX:** stores a programmable pre/post-trigger window and adds timestamp, sample index, and chip ID.
- Async FIFOs:** one per SAMPAs chip, used for buffering and clock-domain crossing.
- Event Processor / Builder:** reads event fragments, adds headers, and sends TCP payloads through Fakernet^[4].
- Clock:** internal/external clock for standalone or synchronized multi-board operation.

Implementation

- End-to-end acquisition validated with prototype firmware^[5] and backend software^[6].
- Current bottleneck: 1 GbE TCP transmission path.
- Event fragments are formatted with header, channel payload, and footer.
- Metadata include chip ID, sample index, and timestamp information.



(Left) Number of event blocks acquired for 10 s acquisition run as a function of trigger rate. The green dashed line indicates the ideal maximum achievable with 1 GbE link, excluding TCP headers. (Bottom) Event block definition.



Applications and Outlooks

Current status

- SAMPAs readout
- Trigger handling
- Pre/post-trigger window
- FIFO buffering
- Event encode/decode
- Data Transmission

Early Adoption ^[7] [Jan 2026]:



- 2 x 60 ch. Mini TPC) on a single board
- Self-trigger/External Clock

Future Development:


- 10 GbE data transmission.
- Zero suppression to reduce transferred data volume.
- Evaluation of SAMPAs DSP mode.
- Event repackaging for more efficient backend handling.
- FPGA-based online filtering for beam-background rejection.

Future application [Early 2027]:

- TRIP Active Target TPC
- 1723 ch. on 15 SAMIDARE
- Inter-board Trig/Mikumari



(Top) Mini TPC detector (Bottom) Mini TPC Anode readout pads



TRIP Active Target TPC Anode Readout pads

(A) RIKEN Nishina Center
 (B) Research Center for Nuclear Physics, the University of Osaka
 (C) Université Paris-Saclay, ENS Paris-Saclay, DER de Physique, France
 (D) Department of Physics, Kyoto University

[1] H. Hernández et al., 10.1109/TIM.2019.2931016
 [2] AMD, Artix UltraScale+ FPGA Data Sheet, DS931
 [3] R. Honda, IEEE TNS, vol. 70, no. 6, 1102-1109 (2023)
 [4] H. T. Johansson, A. Furufors and P. Klenze, Fakernet (2020)
 [5] <https://github.com/spadi-alliance/SAMIDARE-StrADC>
 [6] https://github.com/spadi-alliance/SAM_DAQ
 [7] F. Endo, poster #194, 25th IEEE Real Time Conference

