

25th IEEE Real Time Conference

La Bioloda, Elba, Italy



U.S. DEPARTMENT
of ENERGY

SAMBA


System-Agnostic Method for Biphasic Alignment

Maurício Féo, Hao Xu, Hucheng Chen, Shaochun Tang, Andy Liu, Eric Buschmann, Mayan Tamari, George Chatzianastasiou, and Marcos Oliveira

May 27th, 2026




The pillars of a timing distribution system



System-Agnostic Method for Biphasic Alignment

- **SAMBA** is a system-agnostic technique for improving the phase-shift resolution of clocking resources by **orders of magnitude**.
- **SAMBA** can be implemented **in FPGAs** or outside using **only COTS** components. It **does not require new hardware**.
- **The limiting factor is signal integrity.**

PLL-based Phase Shifting




The clock phase can be shifted by shortening or extending a single output clock cycle by one VCO period.

Shifting your body with SAMBA



- **SAMBA** is also a dance characterized by steps forward and backward
- If you want to move forward in the samba parade, you adjust your forward steps to be longer than the backward steps:



Shifting your body with SAMBA




- **SAMBA** is also a dance characterized by steps forward and backward

- If you want
to be long


DISCLAIMER:
The presenter does NOT actually know how to samba.

our forward steps



SAMBA Clock Shifting Method in a Nutshell

- Typical PLL-based clock distribution




The Si5395 shifts the phase in steps of the VCO period.

For a 156.25 MHz output, the VCO is 13.75 GHz, therefore...

Phase shift resolution: 72.727 ps

SAMBA Clock Shifting Method in a Nutshell

- Improved clock-shifting resolution with SAMBA




Shifting PLL #2 forward and PLL #1 backward gives a net shift of:

$$\begin{array}{r} 72.727272 \text{ ps} \\ - 72.726272 \text{ ps} \\ \hline 0.001000 \text{ ps} \end{array}$$


Phase shift resolution: 1 fs

But just like the DDMTD phase measurement, SAMBA phase-shift is limited by signal integrity.

SAMBA on LHCb's PCIe40




SAMBA Shifting Resolution - Intel Arria 10 System Agnostic Method for Biphasic Alignment



SAMBA on Intel's Cyclone 10 GX




◆ SAMBA Output Phase - Ideal Linear Phase



SAMBA on ATLAS' FLX-155



◆ SAMBA Output Phase - Ideal Linear Phase



SAMBA Phase Stability

- **Phase after a RESET:**

- The phase stability after a reset depends on the PLLs used
- SAMBA does NOT rely on post-reset phase stability
 - The phase needs to be precisely adjusted after each reset

- **Phase over time:**

- If both PLL output frequencies don't share a common divider, phase will drift over time.
- The drift can be calculated to be insignificant or easily corrected.

Choosing SAMBA Parameters

The challenge is finding values for the desired shift step while keeping the drift low enough

- **PLL Output Freq** $f_{out} = \left(\frac{M + F}{D}\right) \cdot f_{in}$

- **SAMBA Output Freq** $f_{out} = \left(\frac{M_1 + F_1}{D_1}\right) \cdot \left(\frac{M_2 + F_2}{D_2}\right) \cdot f_{in}$

- **Phase Shift Step** $= \frac{1}{VCO_1} - \frac{1}{VCO_2} = \frac{D_1 - (M_1 + F_1) \cdot f_{in}}{(M_2 + F_2) \cdot (M_1 + F_1) \cdot f_{in}}$

- **Phase Drift** $= \frac{f_{out} - f_{in}}{f_{in}} = \left(\frac{M_1 + F_1}{D_1}\right) \cdot \left(\frac{M_2 + F_2}{D_2}\right) - 1$

Choosing SAMBA Parameters (Cyclone 10 GX)

PLL 1

fPLL Intel Arria 10/Cyclone 10 FPGA IP
altera_xcvr_fpll_a10

PLL Dynamic Reconfiguration Clock Switchover Gene

Parameter Names	Parameter Values
C-counter-0	1
C-counter-1	1
C-counter-2	1
C-counter-3	50
L-counter	1
M-counter	99
N-counter	1
VCO Frequency	7999.119956 MHz
pll_dsm_fractional_div...	4247720302

40 MHz



PLL 2

fPLL Intel Arria 10/Cyclone 10 FPGA IP
altera_xcvr_fpll_a10

PLL Dynamic Reconfiguration Clock Switchover Gene

Parameter Names	Parameter Values
C-counter-0	50
C-counter-1	1
C-counter-2	1
C-counter-3	1
L-counter	1
M-counter	100
N-counter	1
VCO Frequency	7999.999843 MHz
pll_dsm_fractional_div...	47252192

39.995 MHz



39995599.
78079051 Hz

~40 MHz




M1	M2	C1	C2	K1	K2	Resolution	Drift
99	100	50	50	4247720302	47252192	13.75 fs	-612 fs / hour
100	99	50	50	2152470774	2153230077	-623 fs	74 fs / hour
126	124	62	63	-	-	1.5 ps	0 fs / hour

* 64 bits are not enough! I used the "decimal" Python lib for these calculations.

SAMBA Linearity

- **Phase step linearity also depends on the PLLs used**
 - Si5395: Skips VCO periods to shift (?) -> Perfectly linear
 - Si5345: Uses delay-line to shift (?) -> Not linear and limited range




SAMBA Linearity

- **Intel FPGA PLLs:**

- **IOPLL:** Linear every **8 steps**
- **fPLL:** Linear every 4 steps

The lack of linearity from the PLLs used propagates to the SAMBA shifts, producing a periodic pattern.

- For linear shifts, either:
1. Shift in steps of the PLL number of taps (4 or 8) and sacrifice resolution
 2. Make the shift resolution so low that the non-linearity is not perceivable



SAMBA Linearity


- **Intel FPGA PLLs:**

- **IOPLL:** Linear every 8 steps
- **fPLL:** Linear every **4 steps**


The lack of linearity from the PLLs used propagates to the SAMBA shifts, producing a periodic pattern.

For linear shifts, either:


1. Shift in steps of the PLL number of taps (4 or 8) and sacrifice resolution
2. Make the shift resolution so low that the non-linearity is not perceivable



SAMBA on LHCb's PCIe40



SAMBA Shifting Resolution - Intel Arria 10 System Agnostic Method for Biphasic Alignment




SAMBA on Intel's Cyclone 10 GX



◆ SAMBA Output Phase - Ideal Linear Phase


8,000 steps of **13.75 fs** ↑
(On average, measured every 8 steps)



SAMBA on ATLAS' FLX-155



◆ SAMBA Output Phase - Ideal Linear Phase



Conclusion and SAMBA Future Prospects

- **SAMBA** is still in its early stages
- Further measurements with a climate chamber, better clock source, and in a low noise environment are planned in order to evaluate SAMBA's potential and limitations
- To be done:
 - Evaluation of the best PLLs for SAMBA
 - Production of a custom PCB with a SAMBA shifter
 - Characterization with precise measurements
 - Study the viability of an integrated implementation in silicon
- **Your ideas, suggestions, and criticism are very welcome!**

Obrigado!

Questions and comments are welcome



Backup




SAMBA Linearity vs Temperature – Cyclone 10

Phase Variance vs Temperature


SAMBA Cyclone 10 GX

◆ Phase Variance - $4.23x + 2.2$ $R^2 = 0.975$



SAMBA Linearity vs Temperature - Cyclone10 GX


— Phase Variance — Temperature Variance



SAMBA Linearity vs Temperature - FLX-155


Phase Variance vs. Temperature

● Phase Variance - $1.42 \cdot x + -0.355$




SAMBA Linearity Study - FLX155

Linearity Variance vs Temperature: - Phase Variance - Board Temperature



Timing Distribution at CERN Experiments


- A timing system should measure the phase drift and shift the FE phase to compensate



TCLink: a solution from CERN EP-ESE


SAMBA Clock Shifting Method in a Nutshell

- Typical PLL-based clock distribution



Si5395 phase shift resolution: 72.727 ps

- Improved clock-shifting resolution with SAMBA



Shifting PLL #1 forward and PLL #2 backward gives a net shift of $72.812 - 72.727$ ps

SAMBA phase shift resolution: 0.085 ps

mauricio@bnl.gov