

25th IEEE Real Time Conference


Early Statistical Estimation for Data Rate Optimization in Dark Count Limited Detectors Using Fully-Analog Processing

J. García-Barrena, V. Herrero, C. Mourani, R. Esteve, J.F. Toledo, F.J. Mora, F. Ballester, V. Álvarez,
J.J Gómez-Cadenas


Universitat Politècnica de València (UPV)

May 26th, 2026


TPCs Evolution



Analog Signal cabling



SiPMs




Analog Signal cabling

Signal distortion (Crosstalk)

Feedthrough Complexity

High Density Plane

High Dark Count Rate



Integrated front-end Digital Signal cabling


Needs




- Channel Management Solution → **ASIC**



- Standard ASIC Solution → **Slow Path** (Preamplifier + Integrator + ADC)
- Standard DkC Solution → **Pe Threshold**




Solution proposed



Early Statistical Estimation for Data Rate Optimization in Dark Count Limited Detectors Using Fully-Analog Processing

- Amplitude Threshold ~~✗~~




- **Statistical Threshold**

≈ DkC vs. Signal

DkC Rejection

Signal Recovery

- **Early processing**




Full-Analog Implementation

Solution proposed



Slow Path


(Preamplifier + Integrator + ADC)



Working in parallel

Fast Path

Photon Counting Statistics




Fast Path Architecture



Statistical estimator

Fully-analog Implementation

Pile-up effects overcome



Dark Count Rejection

Information and Signal Trigger

Integrating Time Window based Systems





Low Power Consumption

Signal recovery



Fast Shaper Module

2 Stages

Fast Shaping
Current-Voltage Converter



Fast Shaper Module




Deal with **Pile-Up** problems

Make PE Response **faster**


Calibration Algorithm to eliminate **undershoot**

Pole-Zero cancellation
$$\frac{1}{1 + s/\omega_{p0}} \cdot \frac{1 + s/\omega_z}{1 + s/\omega_p} = \frac{1}{1 + s/\omega_p}$$

Filter in Feedback Loop
$$H_{filter} = \frac{1}{\beta} = \frac{1 + R_{Gp} s(C_{gearbox} + C_s)}{1 + R_{Gp} sC_s}$$




Fast Shaper Module



Regulated Cascode
Current Mirror

High Gain Loop



Current-Voltage Conversion


Coming stages have several
voltage comparators

Input Voltage NEEDED

Stable Frequency
Response with Miller
Compensation



Photon Counting Module

Poisson Counting Statistics



$$\lambda_{\text{signal}} > \lambda_{\text{DkC}}$$

$N_{TH} \uparrow \uparrow$ | \uparrow DC Rejection \checkmark
 \uparrow Signal Loss \times **TRADE-OFF**





Time Over Threshold (TOT)

Counting photons inside Time Windows


Photon Counting Module

Straight forward Implementation


Current Source + Switch * + Capacitor




V_o proportional to Number of Photons in a Window



* Current Steering Switch




Photon Counting Module




Below N_{TH} some signal is lost due to statistics and time windows division

Signal of 5 PEs accross windows



Mean Arrival Time Module


Exponential Time Statistics



$$\lambda_{\text{signal}} > \lambda_{\text{DkC}}$$

$X_{TH} \downarrow \downarrow$ | \uparrow DC Rejection \checkmark \uparrow Signal Loss \times TRADE-OFF


$$\frac{1}{N} \sum_{n=0}^N T_n$$



Mean Arrival Time Measurement


Recover signal photons below PE threshold

Works accross several time windows



Mean Arrival Time Module

Mean Computation Principle





* Charge Sharing among Capacitors

$$V_{C1} = \frac{I_{CTE}}{C} T_1 \quad V_{C2} = \frac{I_{CTE}}{C} T_2 \quad V_{C3} = \frac{I_{CTE}}{C} T_3$$



$$V_o = \frac{V_{C1} \cdot C + V_{C2} \cdot C + V_{C3} \cdot C}{3 \cdot C}$$

$$V_o = \frac{I_{CTE}}{C} \cdot \frac{\sum_{n=1}^N T_n}{N}$$





⚠ Information is lost after mean operation

Mean Arrival Time Module



Mean Arrival Time Module

- Arrival Time Measurement
- Mean Computation




Simulation Results



Full System (PC + MTA)		
PE > 1	DkC Rejected	Signal Lost
Th time = 560 ns	53%	4.44%
Th time = 600 ns	50%	2.96%
PC		
	DkC Rejected	Signal Lost
PE > 1	77%	55%
MTA		
	DkC Rejected	Signal Lost
Th time = 600 ns	56.6%	3.25%

TRISK-J

Threshold signal Recovery and Improvement for Statistical dark count rejection




Slow Path

(Preamplifier + Integrator + ADC)



Fast Path

(Signal Optimization Processing)



* Talk, TRISK-J ASIC, this afternoon at 15:40h

25th IEEE Real Time Conference

Questions!



Universitat Politècnica de València (UPV)

May 26th, 2026