



# TD-link: A Deterministic Optical Daisy-Chain Link for Synchronous Data Acquisition in Large-Scale Detector Systems

A. Abba  
G. Becuzzi  
M. Bianchini  
F. Caponio  
S. Carsi  
A. Cusimano  
C. Maggio  
A. Mati  
D. Ninci  
A. Picchi  
C. Tintori


# FERS: detector readout chains for every (photon) need



# FERS: detector readout chains for every (photon) need



# Data Readout and Multi-Unit Synchronization via TDLINK



## DT5215/DT5216 Data Concentrators:

- **TDLINK** (duplex optical fiber connection) proprietary protocol
- Possibility to sync **multiple DT5215**
- Sync to **GPS** on DT5215 Concentrator Board

# What is TD-Link?

## Protocol Overview

- Proprietary protocol for **simultaneous data transport and deterministic timing distribution** over a single ring optical fiber
- Operates at **3.125 Gb/s** line rate, carrying both control and data traffic on the same physical link

## Multidrop Daisy-Chain Ring Topology

- Single fiber from **Data Concentrator** → up to **16 FERS front-end boards** → back to Concentrator (closed loop)
- Single concentrator hosts **8 independent links** → readout **hundreds of front-end modules**

## Key Advantage

- Dramatically reduces cabling complexity in **large-scale distributed detector systems** where front-end electronics span extended volumes and long distances

# TD-Link Synchronization & Timing Architecture

## Concentrator (Master) — Clock Generation

- Low-jitter PLL locked to **10 MHz TCXO**, generating **156.25 MHz** system clocks for transceivers and FPGA fabric
- Multiple clock sources: **local oscillator**, **external digitizers**, **GPS** (PPS + NMEA) for absolute global reference
- Inter-quad phase alignment via an **innovative synchronization technique** (detailed later); elastic buffers remain **active**
- External clock sync: **DDMTD** measures phase offset, adjusts 156.25 MHz clock phase via closed-loop correction


## FERS Front-End (Slave) — Clock Recovery

- Elastic buffers **disabled** to enforce deterministic latency
- RX clock recovered from transceiver, cleaned by **external jitter cleaner PLL**
- Cleaned clock, phase-shifted, used as **TX clock** — strict RX-to-TX phase lock along the daisy chain

## T0 Global Synchronization

- Round-trip delay measurement → per-board correction → **deterministic global time reset** across all nodes
- Validated: **~25 ps RMS** inter-board synchronization, **stable across power cycles**


# TD-Link Data Transport: Token-Based Train Protocol



① Empty train from Concentrator



② After FERS #1



③ After FERS #2




④ Full train → Concentrator




- Train is **never stopped** inside a node — header is forwarded immediately while data is appended in streaming
- Each FERS board appends up to **N events** per train; larger payloads are fragmented across multiple trains
- Max train size: **64 Mword per link** (concentrator DDR4 memory); CRC recalculated at each hop

# FERS Front-End Datapath Architecture




- RX deserializer recovers data **and clock** from the upstream link
- Recovered clock cleaned by **jitter cleaner PLL**, phase-shifted, used as TX clock
- Elastic buffers **disabled** → deterministic, fixed latency through each node
- Protocol FSM decodes header, forwards train, appends **local events** before trailer
- Digitizer data (ADC/TDC) buffered in local FIFO, drained into passing train

## Timing: Data Flow Through Node





# FERS Slave Clock Recovery and Distribution



UG482\_c4\_01\_110911


# T0 Synchronization & Deterministic Command Execution




- T0 (K-word 0xFEFE) propagates atomically RX→TX (no FIFO), resets all timestamp counters to zero
- Commands carry a future execution timestamp; each FERS corrects it by `CMD_ChainTimeCompensation` (derived from RTT)
- Execution fires when local counter matches CMD timestamp → all boards trigger simultaneously regardless of chain position

# Multi link and multi-concentrator synchronization


Random phases between QPLL outputs



# Multi link and multi-concentrator synchronization




# DDMTD Phase Detector: Sub-ps Clock Phase Measurement



Beat frequency:  $f_{beat} = f_{in} - f_{DDMTD} = \Delta f$   
 Phase resolution:  $T_{in} / (f_{in} / \Delta f) = T_{in} \times (\Delta f / f_{in})$   
 e.g.  $f_{in}=156.25$  MHz,  $\Delta f=15.625$  kHz  $\rightarrow N=10000\times$  magnification  $\rightarrow \sim 0.6$  ps resolution


## Phase Magnification Principle



## How It Works

- Two input clocks (clk\_A, clk\_B) are sampled by D flip-flops clocked with **clk\_DDMTD**
- clk\_DDMTD has frequency very close to clk\_A/B but offset by a small  $\Delta f$
- Each FF output (beat) is a **slow square wave** at frequency  $\Delta f$  — phase info is **time-magnified**
- Time difference between beat\_A and beat\_B rising edges =  $\Delta\Phi \times (f_{in} / \Delta f)$
- Deglitcher removes metastable glitches at beat transitions
- A simple counter measures the interval  $\rightarrow$  sub-picosecond resolution


# DDMTD Training Loop: PI Controller Phase-Locks PLL to Reference




**Training Goal**  
 $\Delta\Phi(\text{clk\_A}, \text{clk\_B}) \rightarrow 0$   
 PLL output phase-locked to external 10 MHz reference

# TX Buffer & Deterministic-Latency Link Design

## Start-up — Random Phase:



## With TX Phase Aligner — Aligned:




### What is the TX Elastic Buffer?

- A **FIFO** between two clock domains: TXUSRCLK (fabric) writes, XCLK (PMA serializer) reads
- Safely handles **CDC (Clock Domain Crossing)** between mesochronous clocks Default mode (enabled) adds **variable latency** (FIFO fill level changes at each reset)
- Bypassing it removes latency variation but **breaks CDC safety** and creates the dual-PI conflict


### Why Deterministic Latency Matters

- TDlink synchronizes multiple FERS units — each link must add a **known, fixed latency**
- Random FIFO fill → RTT measurement changes per reset → timestamp compensation breaks
- T0 propagation and command scheduling depend on stable, repeatable link latency





# TX Phase Interpolator — Multi Lane synchronization



**TXOUTCLKPCS** (phase shifted clock)  $\neq$  **TXUSRCLK2** (fabric data clock) — they are mesochronous: same frequency, mutually random phase after each reset.

$\phi_0 \neq 0$  and different for every lane

## What is the Phase Interpolator (PI)?

The TX Phase Interpolator is a **mixed-signal circuit** inside each GTP transceiver that can shift the phase of the internal PMA clock (TXOUTCLKPCS) in fine steps.

## How it works

- The PMA serializer runs on its own clock domain (TXOUTCLKPCS), derived from the PLL
- Resolution: typically  $\sim 18.6$  ps per step


## Why it matters for TDLINK

- Without alignment, the serializer clock phase  $\phi_0$  is **random after each reset** and different per lane
- The multi-lane PI alignment forces all lanes to the **same phase**, eliminating lane-to-lane skew

Common to all lanes

X19647-082117

# Buffer Bypass — TX PI Dual-Purpose Conflict



The TX Phase Interpolator has two jobs:

## Job 1 — CDC Phase Margin

Shift TXUSRCLK vs XCLK (PISO clock) to guarantee setup/hold for the data→serializer clock domain crossing.

## Job 2 — Inter-Lane TX Alignment

Shift each TX serializer clock so the 156.25 MHz recovered at the FERS receivers are phase-aligned across all lanes.


## The Conflict:

Each QPLL starts with a **random phase** ( $\phi_0 \neq \phi_1$  after reset).

If you use the PI to align  $\phi_0$  to  $\phi_1$  (Job 2), the resulting  $\Delta\phi$  on **Lane 4** violates the setup/hold timing between **XCLK\_PCS<sub>1</sub>** and **TXUSRCLK<sub>2</sub>** — the PI cannot satisfy both constraints simultaneously.

# Deterministic TX Buffer

**Solution:** keep the elastic buffer enabled. The FIFO handles CDC (Job 1) for each lane independently. The TX PI is then free to perform Job 2 — shift each serializer clock to align recovered 156.25 MHz across all lanes.



## Circuit 1 — TX PI

Shifts REFCLK phase before the CPLL/QPLL. Each step moves the XCLK (FIFO read clock) by  $\approx 1.5$  ps  $\rightarrow$  18.6 ps @ 156.25 MHz. Total range  $\approx$  1 REFCLK period (6.4 ns at 156.25 MHz).


## Circuit 2 — Fill level feedback

The FIFO maintains WA and RA pointers (both divided by M for comparison). The difference WA-RA (using Gray coding for CDC) is compared to M/2:

$\text{txbufstatus}[0] = 1 \rightarrow \text{FIFO} \geq \text{half-full}$   
 $\text{txbufstatus}[0] = 0 \rightarrow \text{FIFO} < \text{half-full}$

This flag is the **1-bit phase detector** driving the alignment FSM.

# Deterministic TX Buffer



## Phase 1 — Initial Sweep (find edge)

On start: if buffer is already half-full (**i\_half\_full=1**), decrement PI step-by-step to exit the half-full zone. Then increment PI until the buffer becomes half-full again (0→1 transition).


## Phase 2 — Lock on Transition (0→1)

The 0→1 transition of **txbufstatus[0]** marks the half-fill point. The FSM stops: the PI is locked on this code. The phase between WR and RD pointers is now **deterministic**.

## Result

Repeatable inter-lane skew after each reset  $\approx$  few PI steps ( $\approx 10$  ps). PI is fixed post-alignment → no additional jitter.


# Link timing jitter measurement: TDC Performance




## CERN PicoTDC

$$t_i = N_{\text{CLK}} t_{\text{timestamp}, i} + t_{\text{ToA}, i}$$


$$\Delta t_i = t_{\text{CH3}, i} - t_{\text{CH0}, i}$$



# Link timing jitter measurement: Clock distributed via cable





(a) Board connection schematic (w/ HRES CLK)



(b) Time difference distribution (w/ HRES CLK)



# Link timing jitter measurement: Clock distributed via TD-LINK

## Same Link – Daisy Chain Board





# Link timing jitter measurement: Clock distributed via TD-LINK

Link 0 and 1 – Same Quad





# Link timing jitter measurement: Clock distributed via TD-LINK

Link 0 and 7 – Quad 0 and 1, same data concentrator





# Link timing jitter measurement: Clock distributed via TD-LINK

Link 0 and 0 – Two different data concentrators



# Link timing jitter measurement: Clock distributed via cable

Link 0 and 0 – Two different data concentrators



# Link timing jitter measurement: Summary

Setup	Resolution [ps] (w/o HRES)	Resolution [ps] (w HRES)
Same board	5.3	-
Same link	≈24	7.0
Same QUAD	≈25	6.7
Same CNC	≈27	7.0
Different CNCs	≈28	7.0


Feature	TD-Link	White Rabbit
Timing precision	~25–30 ps RMS	1ns/100 ps
Clock distribution	Embedded in serial data	SyncE + PTP (IEEE 1588)
Topology	<b>Daisy-chain ring</b>	Star / tree (switches)
Link speed	3.125 Gb/s per ring	1 Gb/s (GbE)
Max nodes / link	16 per ring unlimited number of rings	~1000 (network)
Max distance	SFP 300 m per hop	Up to 10 km fiber (SMF)
Data + clock on same link	Yes	Yes
Dedicated switch needed	No	Yes (WR Switch)
Target application	Detector front-end DAQ	General lab / accelerator timing

BACK-UP

# Physical Layer: CDR, 40-bit Comma Alignment & Link Lock

## 40-bit Comma Alignment

- GTP transceiver outputs **20-bit raw** data per clock (no internal 8b/10b decoder)
- CDR checks **current + previous** 20-bit words (40 bits total) for a dual K28.5 comma pair
- A single K28.5 (20-bit) has a symmetric 10-bit pattern → shifted by 10 bits it can still match
- Two consecutive K28.5 with **forced alternating disparity** (RD+, RD-) break the symmetry
- Master forces **disparity control**: commas are sent with a deterministic RD+/RD- sequence
- Searching **before 8b/10b decoding** on the raw 10b stream: only one alignment out of 20 matches → no 180° phase ambiguity




Expected raw 40-bit pattern:



**LINKCHECK:** after comma lock, monitors 156.25 M clock cycles (1 second). If error count  $\leq 1$  → LOCKED. Otherwise → full GTP soft reset + STARTUP.

**Keep-alive:** once LOCKED, master periodically sends dual commas. If no comma received within ~9.6 ms → STARTUP (link loss detection).

# TD-Link Data Packet Structure (0x81 Response)



- Each FERS board appends one 0x81 response per train pass; packet is forwarded immediately (streaming, never stopped)
- SOP (Start of Packet) and EOP (End of Packet) signals generated for upstream data handling
- Train terminated by 0xC000 (EOB — End of Block); master releases pending token


# TD-Link Control Packet Formats

## Register Write




6 words × 16-bit | Writes a 32-bit value to a 32-bit addressed register on target board

## Register Read Req



4 words × 16-bit | Requests a register read from target board

## Register Read Resp



6 words × 16-bit | Board responds with register value; CRC verified by master

## Command



5 words × 16-bit | ARG[47:16] offset by LinkTimeCode for deterministic execution


## Enumeration TX



## Enumeration RX




Each board increments CNT as packet traverses the chain; round-trip time measured



All fields are 16-bit words on the link (8b/10b encoded)

Address and data are 32-bit values split across two consecutive 16-bit words

# TD-Link Packet Structure



## Encoding Scheme

- Payload carries **32-bit data words**
- 8b/10b encodes them on **16-bit symbols**
- Header, CRC, Trailer, LAST COMMA are **16-bit control words**

## Streaming Behavior

- Each FERS appends up to **N events** per train pass
- CRC **appended at the end of each hop**
- Payloads stored in concentrator **DDR4** (64 Mword/link)