



**FUTURE
CIRCULAR
COLLIDER**
Innovation Study

**17 January 2024
Hong Kong**

**Francesco Chiapponi
INFN Bologna**

**on behalf of the RD_FCC
collaboration**



Istituto Nazionale di Fisica Nucleare


μ Rwell technology for the IDEA detector



AGENDA

- IDEA detector concept
- μ Rwell technology
- Readout electronics
- Results from beam tests
- Technology transfer
- Status and future perspectives

The FCC project





2 main accelerator facilities in 100 Km tunnel have been studied:


- ee-collider (FCC-ee), as a potential first step
- pp-collider (FCC-hh), 100 TeV with 16T magnets

with an additional option:

- ep-collider (FCC-eh)




FCC – ee



CLIC-Like Detector (CLD)

- Silicon vertex detector
- Silicon tracker
- 3D-imaging highly granular calorimeter system
- Coil outside the calorimeter system



Innovative Detector for E⁺e⁻ Accelerators (IDEA)

- Silicon vertex detector
- Short-drift, **ultra-light** wire chamber
- Dual-readout calorimeter
- **Thin and light** solenoid coil **inside** calorimeter system



CEPC

Accelerator aimed to reach ~ 240 GeV as a first step and 50-100 TeV in the far future with a possible pp collider (SppC).






TDR (2023), EDR(2026), start of construction (2027-8)

- Circular collider
- 100 km circumference: optimum total cost, good also for SppC
- Shared tunnel: can accommodate CEPC booster and collider, SppC in the future
- Switchable operation: Higgs, W/Z, top



CEPC detector designs




[From Jianbei Liu slides](#)

IDEA detector layout

IDEA is a general-purpose detector designed for experiments at future e^+e^- colliders, like FCC-ee and CEPC.

The **preshower** detector and the **muon system** are designed to be instrumented with μ Rwell technology.



Muon System: 3 layers of μ Rwell


Dual-readout calorimeter: $2m, 7\lambda_{int}$

Preshower: $\sim 1 X_0$

Outer Silicon wrapper: Si strips


Superconducting solenoid coil: 2T,
 $R \sim 2,1 - 2,4$ m,
 $0,74X_0, 0,16\lambda @ 90^\circ$

Drift Chamber:
 112 layers, 4m long,
 $R = 35 - 200$ cm,
 $1,6-5\% X_0$



VERTEX: 5 MAPS layers
 $R = 1,2 - 34$ cm

μRwell technology






The *micro-Resistive well* is a resistive MPGD composed of two elements:

1. Cathode

2. μ-Rwell PCB

- a **WELL** patterned **kapton foil** acting as amplification stage
- a resistive Diamond-Like Carbon (**DLC**) layer,
 $\rho \sim 10 \div 100 \text{ M}\Omega/\square$
- a standard **readout PCB** with **pad** or **strip** segmentation




The **well** act as a multiplication channel for the ionization produced in the drift gas gap

The **resistive** stage ensures the spark amplitude quenching


G. Bencivenni et al., *The micro-Resistive WELL detector: a compact spark-protected single amplification-stage MPGD*, 2015 JINST 10 P02008

IDEA's preshower

Barrel Preshower



Endcap Preshower



Provides high resolution after the magnet to improve cluster reconstruction

Foreseen readout:

- Strip pitch: 0,4 mm
- Strip length: 50 cm
- FEE capacitance: 70 pF
- **Area : 130 m²**
- Channels: 1,3 M

Requirements:



- Efficiency > 98%
- Spatial resolution < 100 μm

Detector technology:
 μRwell

50x50 cm² tiles with X-Y readout

Layout simulated in DD4HEP

Example of detector sector made of square μRwell tiles overlapped in 2 dimensions to minimise dead area as much as possible



IDEA's muon detector

Identifies muons and searches for LLPs

Foreseen readout:

- Strip pitch: 1,2 mm
- Strip length: 50 cm
- FEE capacitance: 270 pF
- **Area : 1530 m² [*]**
- Channels: ~5 M

Requirements:

- Efficiency > 98%
- Spatial resolution < 400 μm




[*] Need for mass production ⇒ Technology Transfer to Industry


Detector technology:
μRwell
50x50 cm² tiles with X-Y
readout

Layout simulated in DD4HEP

To cover the entire volume
may be necessary to use
blocks of unusual size




Iron yokes



μ Rwell technology: readout with TIGER electronics

- Robust **DAQ with APV25**, as a first step
- Readout tested with TIGER ASIC, developed for BESIII CGEM-IT.
 - First working setup installed and **tested with $10 \times 10 \text{ cm}^2$ μ Rwell prototype**
 - 64 channels
 - Noise level very low ($\sim 1 \text{ fC}$)
- Future: development of a **dedicated ASIC for μ Rwell**



Measured performance of the TIGER ASIC.

Parameters	Values
Input charge	5-55 fC
TDC resolution	30 ps RMS
Time-walk (5-55 fC range)	12 ns
Average gain	10.75 mV/fC
Nonlinearity (5-55 fC range)	0.5%
RMS gain dispersion	3.5%
Noise floor (ENC)	1500 e^-
Noise slope	10 e^- /pF
Maximum power consumption	12 mW/ch

TIGER/GEMROC readout scheme for CGEM


Test beam results : 1D μ Rwell

2021 - Resistivity scan at fixed pitch


- Active area = 400x50 mm²
- Resistivity = 10-80 M Ω /□
- Strip pitch = 0,4 mm
- Strip width = 0,15 mm
- Pitch/width ratio = 2,66

⇒ Same performance except for the 10 M Ω /□ prototype.



Efficiency knee at 550 V, $\sigma_x < 100 \mu\text{m}$



(a) Cluster charge for different HV.



(b) Strip cluster size for different HV.




Test beam results : 1D μ Rwell

2021 - Resistivity scan at fixed pitch


- Active area = 400x50 mm²
- Resistivity = 10-80 M Ω /□
- Strip pitch = 0,4 mm
- Strip width = 0,15 mm
- Pitch/width ratio = 2,66

⇒ Same performance except for the 10 M Ω /□ prototype.

Efficiency knee at 550 V, $\sigma_x < 100 \mu\text{m}$



(a) Cluster charge for different HV.




(b) Strip cluster size for different HV.

2022 - Readout pitch scan at fixed resistivity


- Active area = 400x50 mm²
- Resistivity = 30 M Ω /□
- Strip pitch = 0,4-1,6 mm
- Strip width = 0,15 mm
- Pitch/width ratio = 2,66-10,66

⇒ Larger the strip pitch, lower the charge signal requiring a higher gain to reach full efficiency.

Efficiency knee at 600 V, $\sigma_x < 400 \mu\text{m}$ for 1,6 mm pitch







(c) Tracking efficiency for different HV.



(d) Residuals width for different HV.

μ Rwell technology: possible 2D layouts



- Good performance
- No easy optimization of the charge sharing on X-Y views
- Requires higher gas gain due to the coupling of the X and Y strips

- This option allows to work at lower gas gain wrt the «COMPASS» readout
- No volume optimization

Charge transfer and charge sharing using capacitive coupling between a stack of layers of pads and the readout board.



- Reduces the FEE channels.
- Total charge divided between X and Y readout (similar to the «COMPASS» readout).

- The TOP layout allows to work at lower gas gain wrt the «COMPASS» readout
- X-Y readout are decoupled
- X coordinate on the TOP of the amplification stage introduces same dead zone in the active area

(*) Y. Zhou et al. NIMA 927 (2019) 31





(*) K. Gnanvo et al. NIMA 1047 (2023) 167782

Test beam results : 2x1D μ Rwell





Active area = 100x100 mm²
 Resistivity = 50 M Ω /□
 Strip pitch = 0,76 mm
 Strip width = 0,3 mm
 Pitch/width ratio = 2,53

Efficiency knee at 500 V,
 $\sigma_x < 200 \mu\text{m}$





Test beam results : 2D μ Rwell



u-RWELL - Charge Sharing r/o (*)





Active area = 100x100 mm²
 Resistivity = 50 M Ω /□
 Strip pitch = 1,2 mm
 Strip width = 1,1 mm



Preliminary results



u-RWELL TOP r/o





Active area = 100x100 mm²
 Resistivity = 50 M Ω /□
 Strip pitch = 0,8 mm
 Strip width = 0,7 mm
 Dead zone (TOP) ~ 15%

Test beam results : 2D μ Rwell



Charge Sharing readout

- **Total charge is divided between X and Y views** (by construction)
- **Cluster size** increases up to **4 strips** (proof that the charge sharing mechanism works)

- **Efficiency knee at 600 V**
- **High efficiency plateau (~95%)**
- **Spatial resolution** improves at higher gain reaching **150 μm** with a strip pitch of 1,2 mm




Preliminary results



TOP readout

- The **total charge is not divided between X and Y strips** (by construction)
- **Cluster size does not change on X axis** (TOP layer), while **improves on the Y axis**, due to the DLC spread
- **Efficiency knee at 500 V** (like the 1D prototype)
- **Low efficiency plateau (~70%)** due to the dead area introduced by TOP readout
- **Digital spatial resolution** on the X axis (strip size 1,5 mm), improving on the Y axis

Technology transfer with ELTOS*



* [Eltos | Circuiti Stampati Professionali](#)

Summary: 2023 Status

- **Finalization of the TB 2022 analysis** with μ Rwell prototypes with **1D strip readout**
 - 100x100 mm² active area & 0,76 mm strip pitch
 - 50x400 mm² active area & 0,4-1,6 mm strip pitch
 - ▶ Allowed to select the best parameters (strip pitch and resistivity) to get high efficiency and resolution with minimum gain
- **Production of μ Rwell** with **2D strip readout** (100x100 mm² active area):
 - TOP readout – 0,76 mm strip pitch
 - Charge sharing readout – 1,2 mm strip pitch
- **Beam Test** (NA-H8C, 14-28 June 2023) of the 2D layouts, performed with APV25.
- **Finalization of TB 2023 analysis.** Comparison of the 2D performance: 2D layout (CS & TOP) vs 2x1D layout.
 - ▶ The 2x1D layout has more reliable performance with high gain at low voltage and a constant resolution around 200 μ m, with the volume drawback. CS and TOP layouts require still some optimization to improve space resolution and/or efficiency.

2024 Program

Study

- Study **gas gain optimization** with **different geometries of the amplification stage** (pitch well, external/internal well diameters) with 100x100 mm² prototypes. [*]
- With a reduction of the well pitch from 140 μm to 90 μm, a possible **increase of the gas gain of about 2** is foreseen.

Development

- Development of a new ASIC based on the knowledge acquired with TIGER.

Production

- **n°2 500x500 mm² prototypes** (second half of 2024): the choice of 2D layout will be based on the results obtained in the previous test.

Test

- Equip a μRwell chamber with TIGER.
- Test of a large 2D technology prototype at CERN.
- Test at LNF with X-ray and cosmics (with tracking system).
- Test of the mRwell processes at ELTOS/CERN and DLC machine (CERN).


[*] These studies have been performed with GEM detector but never with mRwell.

A panoramic view of a city skyline at sunset. The sky is a mix of deep blue, orange, and red, with scattered clouds. The city lights are visible, reflecting on the water. The text "The End" is centered in the middle of the image.

The End


Backup slides

IDEA geometry







LEGENDA

- drift chamber
- drift chamber service area
- magnet and iron return yoke
- calorimeter
- Si pixels
 20 μ m \times 20 μ m (inner barrel layers)
 50 μ m \times 1mm (outer barrel layers)
 50 μ m \times 50 μ m (forward disks)
- Si strips double stereo layer 50 μ m \times 10cm
- μ Rwell double layer 0.4mm \times 50cm
- μ Rwell double layer 1.5mm \times 50cm
- absorber (lead)
- luminometer
- steel simulating compensating and shielding solenoids
- vacuum tube




IDEA's Muon System

Starting from a simple cylindrical shape for both Muon System and Preshower, it is possible to simulate different layouts for the detectors.




Charge collection and multiplication



- The “WELL” acts as a multiplication channel for the ionization produced in the gas of the drift gap
- The **charge induced** on the resistive layer is **spread with a time constant**



Charge collected by the APV25 on the strip readout (resistivity $\sim 10 \text{ M}\Omega/\square$)




APV25 and 400 μm strip pitch:
capacity = 15 pF



High rate layout

- The resistive stage ensures the spark amplitude quenching.
- Drawback: capability to stand high particle fluxes reduced, but largely recovered with appropriate grounding schemes of the resistive layer


Single-Resistive layout (SRL)



- Single DLC layer
- Large d (\sim active area size)
- **Low rate** purposes (up to 100 kHz/cm²)
- **Easy** for industry


d = average distance to the ground

Double-Resistive (DR) layout



- Stack of DLC foils interconnected by a matrix of conductive vias
- $d \sim 1$ cm
- **High rate** purposes (> 10 MHz/cm²)
- **Complex manufacturing**


Single-Grid (SG) layout



- DLC grounded by coated Cu strips below
- $d \sim 1$ cm
- **High rate** purposes (> 10 MHz/cm²)
- **Complex Cu + DLC sputtering**
- **Difficult alignment** of the grounding lines with the dead areas on top of the amplification stage (especially for large size detectors)
- **95% geometrical acceptance**

High rate layout

$$[*] \frac{G}{G_0} = \frac{-1 \pm \sqrt{1 + 4p_0\phi}}{2p_0\phi}$$






$$\Omega(r) = \frac{p_0(r)}{\alpha e N_0 G \pi r^2}$$

$$= \rho_S \frac{d - \frac{r}{2}}{\pi r}$$

Naif model for the *average resistance* Ω between the charge collection point and the perimetrical grounding line

- α from the fit to the gain vs. applied ΔV
- N_0 from GARFIELD++ simulation
- r radius of the X-rays spot
- d average distance to the ground





Capacitive Sharing readout: Principle & Motivation (K.GNAVO)

- Vertical stack of pad layers: charge transfer via capacitive coupling
- Pads have dedicated position from one layer to the layer underneath
- Doubling in size at each layer
- Transverse sharing of the charges between neighbouring pads of layer $(i+1)$ from vertical charge transfer from layer (i)
- The scheme preserves spatial information *i.e.* the spatial resolution obtained with the largest readout strips or pads.
 ⇒ **Goal: 50 μm for 1 mm strip r/o**
 150 μm for 1 cm^2 pad r/o
- Proof of concept established with 800 μm X-Y strips

AIM:

- Develop high performance and low channel count readout structures for MPGDs
- Reduce the number of readout electronic channels for large area MPGDs
- Low-cost technology for large area and standard PCB fabrication techniques



Capacitive Sharing readout: Principle & Motivation (K.GNAVO)

- Vertical stack of pad layers: charge transfer via capacitive coupling
- Pads have dedicated position from one layer to the layer underneath
- Doubling in size at each layer
- Transverse sharing of the charges between neighbouring pads of layer ($i+1$) from vertical charge transfer from layer (i)
- The scheme preserves spatial information *i.e.* the spatial resolution obtained with the largest readout strips or pads.
⇒ Goal: 50 μm for 1 mm strip r/o
150 μm for 1 cm^2 pad r/o
- Proof of concept established with 800 μm X-Y strips

AIM:

- Develop high performance and low channel count readout structures for MPGDs
- Reduce the number of readout electronic channels for large area MPGDs
- Low-cost technology for large area and standard PCB fabrication techniques

